

AIRCREW INFLIGHT PHYSIOLOGICAL DATA ACQUISITION SYSTEM

THESIS

Approved for public release; distribution unlimited

JUL 1 1981

AFIT/GE/EE/80-6

AIRCREW INFLIGHT PHYSIOLOGICAL DATA ACQUISITION SYSTEM.

9 Master's THESIS, 1') 1'

Presented to the Faculty of the School of Engineering of the Air Force Institute of Technology

> Air University in Partial Fulfillment of the Requirements for the Degree of Master of Science

Graduate Electrical Engineering

Approved for public release; distribution unlimited

07225

Preface

This project describes the design and simulation of a totally solid-state, self-contained data acquisition system. The system is designed to collect and store physiological and environmental data of aircrew members performing actual missions. The Rockwell System-65 minicomputer, augmented with two megabits of magnetic bubble memory, was used for operational software development and system simulation.

Many thanks go to the School of Aerospace Medicine at Brooks AFB for their invaluable assistance in obtaining hardware and for sponsoring the project. My thanks also go to Mr. Bob Durham, Mr. Dan Zamba, and Mr. Orville Wright of AFIT for their aid with laboratory simulation. For the guidance and assistance from my advisors, Dr. Ross, Dr. Kabrisky, and Dr. Lamont, I am sincerely thankful. Finally, for hours of editing and typing, and for her constant encouragement and understanding, I am deeply grateful to my wife, Becky.

Kenneth L. Moore

Andes	sion Fer	
ALIS	GEA&I	X
DTIC	TAB	
Unner	sumied	
J sti	fication	
	ibution/	
Aval	lability	Codes
	Avail . :	/or
Dist	Special	
Λ	1	
\mathcal{A}	1 1	

Contents

	Page
reface	ii
ist of Figures	v
ist of Tables	vi
ist of Abbreviations	vii
bstract	ix
. Introduction	1
Background	2 2
System Requirements	2
Previous Work	3 5
	6
Scope and Assumptions	6
Approach	7
Sequence of Presentation	/
I. Hardware	9
Controller Hardware	9
	19
Storage Hardware	20
Magnetic Bubble Memory	22
Simulation Hardware	25
	26
Rockwell System-65	28
Data Acquisition Hardware Board	20
11. Software	30
Design Method	30
Software Design	32
Software Description	33
The Main Program	34
Basic System Clock Interrupt	34
Mission Run Clock Interrupt	35
A/D Conversion Complete Interrupt	35
Channel Service Request Interrupt	35 36
CHANNEL SELVICE REQUEST INTELLIBLE	30

			Page
Charnel Sampling			37
Signal Reproduction			37
Description of Storage Methods			38
Continuous Storage Method			39
Delta Continuous Storage Method			40
Variable Change Storage Method			42
Modified Variable Change Storage Method	Ĺ		44
Storage Method Comparison			46
Sampling Delays	•	•	50
IV. Results and Recommendations	•		58
Bibliography		•	63
Appendix A: 1FPDAS Program Listing		•	66
Appendix B: Data Acquisition Board Description .	•		106
VITA			113

<u>List of Figures</u>

Figure		Page
1	IFPDAS Functional Block Diagram	11
2	Amplitude Uncertainty and Aperture Time	16
3	IFPDAS Layout - One-Half Scale	24
4	Simulation Hardware Block Diagram	27
5	Structured Programming Constructs	31
6	Frequency Spectra Demonstrating the Shannon Sampling Theorem	38
7	Aliasing Caused by an Inadequate Sampling Rate	39
8	Delta Continuous Storage Method Format	41
9	Variable Change Storage Method Format	43
10	Modified Variable Change Storage Method Format	45
11	Normalized Storage Versus Storage Methods	47
12	Consistent Collisions Eliminate Jitter	53
13	Jitter Elimination by Sampling and Fastest Channels First	54
14	Integer Multiple Sampling Rates Eliminate Jitter	55
15	Jitter Caused by Inconsistent Collisions	56
16	Storage Required Versus Mission Length	59
17	Data Acquisition Hardware Wiring Diagram	108

<u>List</u> of <u>Tables</u>

Table		Page
1	IFPDAS Hardware Power Requirements	12
11	Parameter Sampling Rate	15
III	Four-Hour Storage Required for Continuous Storage Method	40
ΙV	Relation Between Minimum Reportable Change and the Error Associated	42
V	Four-Hour Storage Requirements for Variable Change Storage Method	44
VI	Four-Hour Storage Requirements for Modified Variable Change Storage Method	45
VII	Data Reduction for Increased Minimum Reportable Change, C	51

List of Abbreviations

A/D Analog-to-digital

BMC Bubble Memory Controller

C Minimum reportable amount of change

CMOS Complementary metal oxide semiconductor

CPD Coil Predriver

CPG Current Pulse Generator

CSM Continuous Storage Method

Calculated difference of (Last value saved) - (this value) D

Delta Continuous Storage Method DCSM

DT Drive Transistor for MBM Coil

EOC End-of-conversion signal

EPROM Erasable, programmable, read-only-memory

FSA Formatter/Sense Amplifier

Acceleration in x direction $G\mathbf{x}$

Acceleration in y direction Gy

GzAcceleration in z direction

IFPDAS Inflight Physiological Data Acquisition System

Interrupt request $\pm RQ$

Large scale integration LSI

Magnetic bubble memory MBM

MVCSM Modified Variable Change Storage Method

NMOS N-channel metal oxide semiconductor

AIG Peripheral Interface Adaptor

RAM	Ran	dom	access	memory
			_	

ROM	Read-only-memory

R/W Read/write signal

SAH Sample-and-hold

SAM United States Air Force School of Aerospace Medicine, Brooks AFB, Texas

VCSM Variable Change Storage Method

VIA Versatile Interface Adaptor

1K Equivalent to 1024

Ø2 Phase 2 signal

Abstract

A design is presented for a self-contained, man-mounted data acquisition system to sample and store 12 environmental and physiological parameters. The design consists of one-megabyte of nonvolatile magnetic bubble memory storage, 16 analog input channels, and four digital input channels, and is controlled by a 6502 microcomputer. Operational software was designed and simulation conducted on a Rockwell System-65 minicomputer augmented with two-megabits of magnetic bubble memory. Two types of data storage methods are examined--continuous (or pulse code modulation), and three variations of delta pulse code modulation for reduction of data storage.

Nonuniform sampling rates (or sampling jitter) caused by simultaneous sampling requests were investigated, and ways to reduce or eliminate the occurrence of jitter are also presented.

AIRCREW INFLIGHT PHYSIOLOGICAL DATA ACQUISITION SYSTEM

I Introduction

As aircraft capabilities increase, so do the physiological stresses placed on the crew. These stresses, such as low temperature, reduced oxygen and pressure, and artificial gravity, evoke certain unwanted, possibly hazardous, physiological responses. The United States Air Force School of Aerospace Medicine (SAM) has a program underway to collect and analyze data on these physiological responses during actual flight. The objectives of this program have been to evaluate the effectiveness of life support equipment and systems, determine the oxygen generation and storage requirements for various types of missions, accumulate a data base from which design criteria for new breathing systems and environmental control systems can be developed, and assess the physiological cost of flying operations (Ref 1).

As indicated by the title, this investigation addresses the data collection and storage portion of the physiological response analysis problem. The device which collects the data is called the Inflight Physiological Data Acquisition System, or IFPDAS. The current IFPDAS operated by SAM has undergone several improvements, but still uses

a cassette tape recorder as the mass storage device. with all mechanical devices, its performance is degraded during high-G maneuvering. The existing system also requires that analog signals be converted several times before getting to the final digital state for analysis. The original analog signals are recorded on cassette tape in a pulse duration modulation format. It is changed back to analog when read from the cassette tape, and finally converted to an eight-bit digital representation. The current system is controlled by discrete logic, with each channel being sampled 32 times per second. There is no capability to change this basic sampling rate for slowlyvarying signals. Faster sampling rates are obtained in increments of 32 by applying the input signal to multiple channels. Also, due to discrete logic control, the current IFPDAS has no capability for data reduction or preprocessing. Due to these inherent limitations in the existing system, there is keen interest in developing a highly flexible microprocessor-controlled IFPDAS utilizing no mechanical devices.

Background

System Requirements. SAM personnel identified several initial requirements. First, the following 12 parameters must be collected:

- a. triaxial acceleration (Gx, Gy, Gz)
- b. cabin pressure

- c. anti-G suit pressure
- d. mask pressure
- e. inspired flow rate
- f. inspired oxygen concentration
- g. expired flow rate
- h. expired oxygen concentration
- i. body temperature
- i. heart rate

Eleven of the above parameters are provided by sensors which generate analog signals in the range of zero to five volts. The remaining parameter, heart rate, is provided both as an analog signal and as an eight-bit digital word. The sensors used to monitor physiological parameters are noninvasive (not surgically implanted) and have an accuracy no better than 1% of full range. Therefore, 1% was set as a guideline for IFPDAS accuracy. It is further required that all parameters be time tagged so that a physiological response parameter, such as increased heart rate, can be correlated to an input parameter change, such as increased Gz acceleration.

The system must be self-contained and fit into a survival vest. These requirements imply that the system be battery powered and not larger than 2x5x9 inches. Lastly, the system must be capable of operating for at least four hours.

<u>Previous Work.</u> Two previous AFIT theses investigations in this area have been done. The first, by Jolda and

Wanzek (Ref 2), proposed a microprocessor-controlled system with a magnetic bubble memory (MBM) at the mass storage device. Several sensors were interfaced to an Intel 8080 microprocessor test system to demonstrate the feasibility of implementing a completely solid-state IFPDAS. The data storage algorithm used to reduce the amount of data stored averaged each signal over a 10-second period.

The second thesis investigation, by Hill (Ref 3), looked at the 12 input parameters. Their rates of change were examined and sampling rates necessary to accurately reproduce the parameters' signals were proposed. Several data storage formats were suggested and implemented on the Intel 8080 test system. To varying degrees, these storage formats traded parameter accuracy for reduced storage. A general design of the IFPDAS was proposed, and the power and space requirements for that system were specified. For the general design proposed, an implicit assumption was made that the list of 12 parameters was complete. The overall effect of this assumption was that the system was designed to the 12 parameters with no capability for expansion.

Discussions with SAM personnel indicate that, as the analysis continues, additional parameters will be identified. This fact is evident from discussions concerning their interest in various real-time preprocessing techniques of such signals as electrocardiograms. They also imply that some parameters currently recorded might be omitted in future tests, while other parameters, such as body

temperature, might be collected for several locations of interest. In short, SAM cannot, at this time, specify a complete list of parameters or the parameter mix that will be used. It is therefore impossible to design a digital IFPDAS to a set of input parameters whose number, type (analog or digital), and storage rate are not, as yet, known. Because of the limitation on space, the requirement for battery power, and the existing level of MBM technology, it is also not feasible to "over design" the system in anticipation of future needs!

Problem Statement

The purpose of this effort was to design and simulate a solid-state, self-contained, microprocessor-controlled IFPDAS. As MBM technology advances, the IFPDAS should be able to increase its capability with only minor hardware changes and little or no software changes. The objectives of the simulation were to demonstrate relationships between the parameter characteristics (number, type, and sampling rate) and each of the following:

- a. amount of hardware
- b. size of mass storage
- e. power
- d. package volume

For a given level of technology, these relationships allow the realistic determination of conditions under which a solid-state IFPDAS could function successfully.

Scope and Assumptions

Because of time constraints, this effort was limited to the collection and storage aspects for the problem of physiological response analysis. Within this guideline, the following assumptions were made to further define the scope of the investigation:

- a. sensor outputs correctly represent the quantities measured
- b. analog signals are in the range of zero to five volts
- c. digital parameter data are represented by an eight-bit byte

Approach

For analysis the system was divided into two parts, the controller hardware and the storage hardware. The controller hardware was defined as that hardware required to collect, manipulate, and store data at the correct sampling rates. The storage hardware was defined as that hardware used solely for mass storage or the control of mass storage. Note that by this definition the random access memory (RAM), used to buffer data to the MBM, was considered as part of the storage hardware.

The first step was to define a controller hardware configuration. The basic design constraints were to provide a path for the flow of data from the inputs to the storage device at a sufficient rate--a "sufficient rate"

being defined as that required to process and store at least the original 12 parameters. The next step was to simulate the IFPDAS controller software for the controller hardware structure. The Rockwell System-65 minicomputer was the host machine for this study. A survey of available MBM was made, and the interface structure of the most promising was added to the simulation program. The storage size of the MBM, as well as that of the RAM buffer, were provided as variable inputs to be set upon program initialization. Different data storage techniques which indicated a good potential for storage reduction were examined. These were also added to the simulation program. Finally, several simulations were conducted. In each simulation one of the following was varied:

- a. number of input parameters
- b. sampling rates
- c. data storage methods
- d. size of RAM buffer
- e. size of bubble storage

Sequence of Presentation

Chapter II is concerned with system hardware. First, the configuration for the controller hardware is examined. Next, the storage hardware is analyzed in light of what is currently available and what should be available in the near future. Lastly, the simulation hardware is examined and compared with the controller and storage hardware.

Chapter III deals with the simulation software and its operation. Storage methods to reduce the amount of data stored are discussed, along with accuracy and errors associated with each. This chapter also examines other nonhardware related issues. These include a discussion of sampling rates to insure signal reproducibility, methods of handling storage error, and the effect of sampling delays due to multiple simultaneous sampling requests.

Results and recommendations are presented in Chapter IV.

II Hardware

For discussion purposes, this chapter is divided into three parts: the controller hardware, the storage hardware, and the simulation hardware. The first section describes how and why the controller hardware structure was minimized. A prototype design is presented using current state-of-the-art devices. The subsequent section discusses the storage hardware, centering on the selection of an appropriate MBM. The simulation hardware is discussed in the final section.

Controller Hardware

The controller hardware was defined as that hardware required to collect, manipulate, and store the incoming data. One characteristic of the controller hardware was that the amount of hardware required was not a direct function of the number of input parameters and mission length, as was the case with the storage hardware, but was dependent on the functions that it performed. In keeping with the power and space limitations discussed earlier, a definition of a minimum controller hardware configuration was needed. Defining the minimum controller hardware had the added benefit of maximizing the physical space allotted for the MBM storage hardware. In order to minimize the controller hardware were considered.

As shown in Figure 1, three functions associated with the controller hardware were identified. Interfacing the system to both analog and digital input signals was one function, labeled as the Channel Interface. Control of the interface hardware, manipulation of data for preprocessing or storage reduction, and control of data flow to mass storage were grouped as the second function, called System Control. The Mission Run Clock function was identified to provide a continuous time readout in relation to the start of the test to allow the incoming signals to be correlated in time. Having identified the functions performed by the control hardware, it was necessary to identify the hardware to perform those functions. Specific device recommendations, given in Table 1, were predicated on meeting the functional requirements of the minimum controller with currently available hardware at minimum power. Because of its extremely low power consumption and moderately fast operation, complementary metal oxide semiconductor (CMOS) devices were recommended when available.

The system requirements that came to bear on the selection of the Analog Channel Interface were to service at least the 12 original analog signals, remain near the 1% error guideline, and have low power consumption. The 16-channel ADC0817 analog data acquisition chip was selected for this function (Ref 4). The chip contains a 16-to-1 analog multiplexer, a successive approximation analog-to-digital (A/D) converter, and a tri-state output




Fig. 1. IFPDAS Functional Block Diagram

TABLE I

LEPDAS HARDWARE POWER REQUIREMENTS

	The second process of the same second of					
Device	Quantity	Fart Number	Max Power (milliwatts) @ 5 volts @ 12 volts	illiwatts) @ 12 volts	Mission Power (watt-hour)	(watt-hour)
Microcomputer	1	R6502	250	1 1 1	П	1
EPROM	F-4	TI2564	700	!	1.6	!
RAM	2	HM6116	700	-	1.6) ! !
DATA BUS DRIVERS	2	CDP1857	.0005	;	. 002	1
ADDRESS BUS DRIVERS	C1	CD4050	9000.		.0024	!!
GATES	нч	HIV74C04 HD54C10	* *		* *	
ADDRESS DECODE	r-1	MM54C154	-ж	-	*	-
DIGITAL PORTS	2	CDP1851	15	!	90.	-
ANALOG PORTS	H	ADC0817	15	!	90°	!
TIMER	FI	M6840	550	!	2.2	!

TABLE I--Continued

	(watt-hour)	.3072 .2304 .576 2.24 .832	4.1856
	Wission Power (watt-hour)	*** .02 .1024 .384 	7.0308
The state of the s	Max Power (milliwatts) @ 5 volts @ 12 volts	3840 2880 7200 28,000 10,400	51,720
	Max Power @ 5 volts	*** 250 1280 4800 	7960
	Part	7220 7230 7242 7250 7254 7110	
1.1	Quantity	14 8 8 8 8 8 8 8 8 8 8 8 8 8 8 8 8 8 8 8	79
3.1	Revice	**INIEL BUBBLE -BMC -CPC -FSA -CPD -DT -MBM	FOTALS

* - Teks than 100 manowatts

** - 2: Dury Cycle

*** - Estimated

latch. Multiplexing the analog inputs to a single A/D converter, rather than requring an A/D converter for each signal, reduces cost, power, and space. Under microcomputer control, the analog multiplexer can access any one of the 16 single-ended analog channels. The selected channel's signal is fed through the A/D converter to produce an eightbit byte. The total conversion time (from start-conversion to end-of-conversion flags) is 100 microseconds, resulting in a maximum rate of 10,000 conversions per second. This is well beyond the 144 samples per second required by the currently identified parameters (see Table II).

The ADC0817 performs a linear, ratiometric conversion with a total error of less than $\pm \frac{1}{2}$ of the least significant bit. This translates into a maximum conversion error of less than 0.2% for an eight-bit byte, which compares quite tavorably with the 1% error guideline. In line with the low power consumption requirement, the ADC0817 is a CMOS device and consumed 15 milliwatts of power from a single five volt supply.

The ADC0817 does not contain a sample-and-hold (SAH), but one can be added externally. In deciding whether or not to use a SAH, it was necessary to examine the sampling error without the SAH.

In Figure 2 the aperture time, t_a, refers to the time uncertainty (or time window) in making a measurement. If the signal being measured changes during that time, an amplitude uncertainty, or error, results. It should be

TABLE II
PARAMETER SAMPLING RATE

Parameter		******					(5				ing Rate per second)
Inspired Flow Rate										•	20
Expired Flow Rate											20
Inspired Oxygen Partial Pressure		•	•		•		•	•		•	20
Expired Oxygen Partial Pressure	• •	•	•				•		•		20
Heart Kate											8
Body Pressure											2
Mask Pressure		•									20
Cabin Pressure											2
G-Suit Pressure											8
Vertical Acceleration											8
Lateral Acceleration						•					8
Longitudinal Acceleration		•	•	•	•	•	٠	•	•	-	<u>8</u> 144 Total




Fig. 2. Amplitude Uncertainty and Aperture Time

noted that at some point within the aperture time the signal amplitude corresponds exactly to the code word produced by the A/D converter. Therefore, the amplitude uncertainty, AV, represents the maximum error due to signal change. For the maximum rate of change identified in the current list of parameters (Ref 3:10), the maximum amplitude uncertainty corresponds to an error of less than 8% of the least significant bit. Therefore, the possible accuracy improvement is insignificant and the SAH is not required.

The Digital Channel Interface requires an eight-bit port for each digital input, capable of handshaking with

both the system controller and the data source. After each data collection mission, these ports could be programmed to dump the contents of MBM to a mass storage device such as digital tape, or, via a modem, transmit the data to the main computer for immediate analysis. Device selection was based mainly on power consumption. The CDP1851 contains two programmable digital ports, with handshaking control lines for each. The device requires a single five-volt supply and consumes approximately 7.5 milliwatts of power (Ref 5:97-111).

The System Control tasks were grouped for a microcomputer realization. The microcomputer selected was the Rockwell R6502. The selection was based upon four system development needs. The first was to have a microcomputer which was fast enough for current and near-term system realizations but could, with little or no design changes, meet future needs. Experimentally, the maximum sampling rate was 2380 samples per second for a single analog channel and 129 samples per second for each of 16 analog chanrels (total samples per second of 2064). The R6502 specified in Table I is a one-megahertz microcomputer capable of meeting foreseeable mission requirements. However, with little or no redesign, the two-megahertz version could be used to increase system response. Next, the microcomputer must have file-oriented instructions. While the R6502 microcomputer is not specifically file-oriented, it does have a straightforward instruction set with several

addressing modes, which make data file manipulations relatively easy. Most important, the R6502 has a microcomputer development system geared toward development of MBM systems. This development system (called the Rockwell System-65) was used for software simulation and is discussed later in this chapter. Although CMOS microcomputers such as the CPD1851 were available, none had the system development support hardware and software required for fFPDAS development. The R6502 consumes 250 milliwatts versus 7.5 milliwatts for the CPD1851.

The 8Kx8 erasable, programmable, read-only-memory (EPROM) (Ref 6) specified in Table I allows for the existing simulation program (approximately 4.5K), plus room for future preprocessing subroutines, without need for redesign. Because it is erasable and field programmable, initial development costs, as well as future software modification costs, will be minimized.

The Mission Run Clock function requires a programmable 16-bit counter to divide the one-megahertz system clock down to the basic sampling interval rate. The Mission Run Clock then counts the number of basic sampling intervals during the four-hour mission. Twenty-four bits are required for a one-millisecond sampling interval. The Mission Run Clock can be realized in software or (if available) in hardware. Low power consumption was the primary selection criterion for the programmable counters. However, at the time of this writing, no appropriate CMOS devices are

available. The M6840 NMOS device with three programmable counters was selected (Ref 7).

Storage Hardware

The actual size of bubble storage required depended on several variables:

- a. number of input parameters
- b. sampling rates
- c. storage reduction methods used
- d. amount of storage overhead required
- e. mission length

As discussed in Chapter I, the number, rate, and type of input parameters have not been determined. Therefore, one simulation objective was to realistically determine the amount of hardware required for a given set of the above variables. The first step toward simulating the storage hardware was to determine its structure by examining the functions it performed.

The storage hardware realized three functions (see Figure 1); the RAM buffer memory, the bubble controller, and the MBM with its associated drive circuitry. The RAM buffer memory was required for two reasons. It allowed data from a particular channel (analog or digital) to be grouped in a predefined block size. Each block was then labeled with, among other information, the channel number. This reduced the amount of MBM storage overhead by eliminating the need to channel tag each piece of data. The RAM

buffer memory also allowed the bubble memory to be completely powered down when not used, thereby reducing the total power required by the storage hardware.

RAM Buffer Sizing. In selecting the RAM buffer required, several conflicting criteria were considered:

- a. minimization of total power for RAM buffer and $$\operatorname{\mathsf{MBM}}$$
- b. IFPDAS software data structure requirements
- c. reduction of percentage of block header overhead
- d. reduction of block manipulations due to sampling errors
- e. packaging requirements

To address the first criterion, a test was conducted which simulated the effect of powering the MBM down when not in use. The objective was to determine the relationship between the amount of RAM buffer and the total power required by the storage hardware (RAM buffer and MBM). A single channel was sampled at 156 samples per second, which was slightly above the total rate specified for the original 12 parameters. The program halted after a predefined number of channel blocks were written to the Rockwell MBM. The percent of time the MBM was powered up was recorded for RAM buffer sizes from 1K to 5K in increments of 1K. A variation of the test was also run to determine the effect of sampling multiple channels. For this test, 12 channels were sampled, but the total sampling rate for the channels was kept at 156 samples per second. In all

cases, the percent of time the MbM was on was constant at approximately 1.7%. Consequently, at slow sampling rates typical for the IFPDAS, the percent of MBM "on" time was independent of the amount of RAM buffer memory. Therefore, to minimize the total storage hardware power required that only the RAM buffer power be minimized.

At program initialization each active channel was allocated a block of RAM buffer, where each block was of equal size. When a particular channel's block was full, a new block of RAM buffer was allocated and the full block was so flagged. This sequence required that the RAM buffer contain at least one more block of data than active channels. Since all channels may be active, the RAM buffer must have at least 21 blocks of data; 16 analog channels, four digital channels, and one extra. If the RAM only contained one more block than the number of active channels, the MBM was required to be on continuously.

The overhead associated with each block of data consisted of the block header. The header was made up of the channel identification (1 byte), the block start time (2 bytes), and the first value (1 byte), making the block header four bytes long. To keep the MBM overhead to 5% or less, the blocks must be at least 82 bytes long, requiring the 21 block RAM buffer to be at least 1722 bytes long.

The term "range error," sometimes referred to as "slope overload," describes the inability to represent difference values by a specified (reduced) number of bits.

(The reasons for saving difference values instead of the values themselves are discussed in Chapter III.) When a range error occurs, the remaining data in the block in which the range error occurred will be incorrect and must be corrected in some manner. Obviously, the smaller the block size, the less correction, on the average, must be done to correct for the range error occurrence. (Methods of handling range errors are also discussed in Chapter III.)


The most important criterion for RAM buffer size selection was the IFPDAS packaging requirement, which dictates high density, low power devices. The amount of RAM necessary for at least 21 blocks of buffer, plus that required for IFPDAS software, was slightly over 2K of RAM. Table I specifies two HM6116 static CMOS RAM chips. These 2Kx8 chips have the highest density at the lowest power currently available. The extra memory will allow for future preprocessing capabilities, as well as allowing the block size to be adjusted according to mission needs.

Magnetic Bubble Memory. There were three MBM devices available to choose from for a near-term IFPDAS realization. The Texas Instruments 96-kilobit MBM was eliminated because of its low package density and lack of support hardware. The Rockwell 256-kilobit MBM (used in the simulation hardware) was also eliminated. Its relatively low package density, as well as lack of special-purpose LSI control chips, precluded meeting the power and volume requirements (Refs 8 and 9). The Intel Magnetics one-megabit MBM and

its support electronics was chosen as the most promising for a near-term IFPDAS realization (Ref 10). The most appealing aspects of the Intel bubble were its relatively high package density and special-purpose support electronics, both of which greatly reduced the physical space and power required by the storage hardware. The support electronics consisted of a bubble memory controller chip capable of controlling eight bubble memory devices, and five other chips which supply the drive and timing signals to the bubble device. To provide the capability to test higher density devices, while keeping the results tied to a currently available device, only the structure of the Intel bubble was simulated. The amount of bubble memory, as well as RAM buffer memory, were varied in the simulation from run-to-run.

Using the sampling rates shown in Table II, the amount of MBM required was 2,073,600 eight-bit bytes for a four-hour mission. The Delta Continuous Storage Method (discussed in Chapter III) reduced by half the amount of storage required. (The other techniques discussed in Chapter III had greater potential for data reduction, but only this storage technique guaranteed a reduction by half.) This implied that at least 1,036,800 eight-bit bytes were required to insure sufficient storage for a four-hour mission.

For a near-term realization, eight Intel MBM devices, providing 1,048,576 eight-bit bytes, are required. Figure 3



is a one-half scale drawing of the proposed IFPDAS layout. Because of the obvious crowded conditions, the IFPDAS power would be supplied by another module. The crowded conditions make routing of the address, data, and control busses difficult, necessitating the use of multilayered printed-circuit boards. Also, the existing Intel printed-circuit board is too large and requires a redesign.

It is evident from the above discussion that the capability of the IFPDAS is limited by the density of the MBM currently obtainable. Recent experimental and theoretical results by Bell Labs (Ref II) promise a quadrupling of the storage density at a bit rate per device of one million bits per second or greater, as compared to the 50-100 thousand bits per second of existing devices. Bubble movement was derived from patterned conducting sheets instead of orthogonal field coils. This had the added benefits of reducing the power required by the MBM device, simplifying the control circuitry, and further reducing the physical space required. Also, the device required a single five-volt source rather than the five- and twelve-volt sources currently required. This would eliminate the need for multiple power sources in the IFPDAS.

Simulation Hardware

The objective of the simulation hardware was to duplicate both the control hardware and the storage hardware structures as closely as possible to simulate IFPDAS

operations. The simulation hardware was chosen to meet structural and functional requirements and to be readily available. The remainder of this section discusses the specific hardware used for the simulation. The interconnections of the simulation hardware are shown via the block diagram in Figure 4.

Rockwell System-65. The heart of the simulation hardware was the Rockwell System-65 minicomputer (Ref 12). It performed the System Control function of the controller hardware. The System-65's MBM subsystem (Ref 13) also enabled it to perform all functions associated with the storage hardware. The MBM subsystem consists of a MBM controller board and up to 16 MBM boards (two MBM boards were used in the simulation). Each MBM board has four 256-kilobit devices along with drive circuitry. The structure of the System-65 matched the structure chosen for the minimum configuration 1FPDAS.

The System-65 was specifically designed to aid in the development of microcomputer software systems. Its development support includes:

- a. a ROM resident interactive system monitor
- b. a ROM resident assembly language compiler
- c. a ROM resident debut routine
- d. a higher order language compiler (PL-65)
- e. two mini-floppy disks and support software
- f. hardware in-circuit emulator




Fig. 4. Simulation Hardware Block Diagram

- g. an EPROM programmer
- h. parallel and serial terminal support from 110 to 9600 baud

The simulation software developed on the System-65 could be easily transitioned to a R6502 microcomputer-based IFPDAS prototype. This, along with its existing MBM capability, made the System-65 ideally suited as the simulation host machine.

Data Acquisition Hardware Board. The remaining functions, analog and digital channel interface and the Mission Run Clock, were simulated on a data acquisition hardware board. While the board was functionally equivalent to that specified for the minimum configuration IFPDAS hardware, it contained some nonessential hardware. See Appendix B for details of the Data Acquisition Hardware board.

The analog channel interface function was performed by two 40-pin chips; the ADCO817 data acquisition chip described earlier for the IFPDAS prototype, and the R6522 Versatile Interface Adaptor (VIA) (Ref 14: Sec 6). The R6522 VIA has two peripheral ports, each with two control lines, which provided an interface between the System-65 and the ADCO817 data acquisition chip.

The R6522 VIA also has two independent 16-bit interval timers which were used to provide a programmable Mission Run Clock. The first timer was programmed to provide a pulse at the basic sampling interval, while the second timer counted the number of pulses to provide 16 bits of

the 24 bits required for the Mission Run Clock. The remaining eight bits were realized by incrementing a memory location whenever the Mission Run Clock counter overflowed. The R6522 VIA also contains a serial input/output eight-bit shift register which might be useful during IFPDAS prototyping.

Two digital channels were provided by the MC6820 Peripheral Interface Adaptor (PIA). Both of the PIA's parallel ports have programmable control lines for handshaking with the external device as well as an interrupt signal to the microcomputer. The System-65 has two additional digital ports which could be used for simulation—the serial port to which the system terminal is attached, and the parallel printer port (Ref 12); however, neither was used.

The data acquisition hardware board also has a M6840. The M6840 contains three independent 16-bit, programmable interval timers. This chip was added as a tool for simulation.

III Software

This chapter deals with the IFPDAS controller simulation software. First, the simulation software design is discussed and a detailed description given. Next, an analysis of the sampling rate to insure signal reproducibility, followed by a discussion of the data reduction storage methods used, is given. Lastly, the analog sampling delays due to simultaneous request and the possible sampling jitter they cause are considered. The worst-case jitter is closely examined and a method to reduce the occurrence of jitter is presented.

Design Method

The simulation software was designed in a top-down (sometimes called structured programming) manner. Myers defined structured programming as "the attitude of writing code with the intent of communicating with people instead of machines" (Ref 15:130). While he did not give a more precise definition, he did define five "acceptable" programming constructs which produce readable code. These five constructs, shown in Figure 5, were used extensively in the software design. Other structured programming "do's" and "don'ts" that were used as design guidelines are as follows:




Fig. 5. Structured Programming Constructs

- a. software modules performed a single function
- b. module independence was maximized
- c. module coupling was minimized
- d. module size was small
- e. modules were predictable (had no memory of previous calls that modified the execution)

Certain guidelines of "pure" structured programming were, however, violated. Specifically, because of the real-time aspects of manipulating certain array variables, the use of global array variables was necessary for those cases. The use of global variables resulted in some data handling subroutines being, to a large degree, dependent on the data structure chosen, another violation of "pure" structured programming practices. In both cases, the degree of program complexity and obscurity was significantly reduced, and it was determined that this departure from the structured programming approach was warranted.

Software Design

The software was designed in two parts: the preflight and postflight software, and the real-time mission run software. The preflight software allowed the operator to initialize the particular mission scenario for:

- a. signal parameter characteristics
- b. basic sampling interval
- c. RAM buffer size

- d. MBM size
- e. mission end time

The postflight software allowed the contents of the MBM to be dumped in a graphic format to a specified device/port. For both preflight and postflight software, existing System-65 input/output routines were used as required. This allowed more attention to be focused on the mission run software.

The mission run software duplicated, as closely as possible, the real-time operation of the minimum configuration IFPDAS. Exact duplication was not possible due to simulation overhead calculations such as the amount of time the bubble was powered up/down. The simulation overhead was kept to a minimum and did not appreciably affect system performance. The program listing is given in Appendix A.

Software Description

The mission run software was designed using the interrupt capability of the R6502 microcomputer. When an interrupt request (IRQ) signal was detected by the microcomputer, the Main program was halted and the interrupt handler polled the possible requesting devices in the order given:

- a. Mission Run Clock overflow ---
- b. Basic System Clock timeout
- c. A/D conversion complete

The order in which the requesting devices were polled dictated the relative priority of each device. This interrupt polling method was chosen over a hardware-vectored interrupt method to keep the control hardware minimized. With the relatively slow sampling rates of the original 12 parameters, the interrupt polling method proved more than adequate.

The Main Program. The Main program continually monitored the status of the RAM and MBM. When it was determined that the available RAM buffer memory was at or below a predefined level (usually 20%), the Main program powered up the MBM and evoked a subroutine to flush the data from RAM buffer to the MBM. All full blocks associated with the fastest channel were flushed and the pointers were updated before the next-fastest channel was considered. When a particular block of RAM buffer was flushed, it was returned to a stack of available memory for subsequent use. When all active channels had been flushed to the MBM, the Main program again checked the amount of available RAM buffer memory before powering down the MBM and starting the sequence again. Powering up and down of the MBM was simulated because that feature was not available on the System-65.

Basic System Clock Interrupt. The Basic System Clock was a 16-bit programmable timer which provided the basic, elemental time increments. Each channel's sampling interval could then be programmed as an integer multiple (1-255)

of this basic time increment. The input to the Basic System Clock was the one-megahertz microcomputer clock.

An interrupt occurred each time the Basic System Clock counted the predefined number of one-megahertz pulses. The interrupt handler then checked each channel (fastest channels first) to see which should be sampled. When it was determined that a channel should be sampled, the A/D conversion was initiated, and the mission run time for that sample was saved. If the A/D converter was busy, a flag was set to indicate the channel needed to be sampled. When all channels were checked, program control was returned to the Main program.

Mission Run Clock Interrupt. The purpose of the Mission Run Clock was to provide a count of the number of elemental time increments throughout the entire mission. For this simulation, the Mission Run Clock was realized as a l6-bit hardware counter and a memory location to store the number of clock overflows. This resulted in a 24-bit Mission Run Clock.

An interrupt was generated when the 16-bit hardware counter overflowed. The Mission Run Clock handler then incremented the overflow memory location and checked to see if the allowed simulation time had elapsed. If the allowed simulation time had elapsed, the simulation was halted; otherwise program control was returned to the Main program.

A/D Conversion Complete Interrupt. An interrupt was generated by the A/D converter upon conversion completion.

The End-of-Conversion handler first saved the value just converted and then checked to see if any other channels (starting with the fastest) were flagged as needing to be sampled. If a channel was so flagged, conversion for that channel was initiated and its flag cleared. The handler then determined, according to the particular storage method, if the converted value just saved should be kept. If the data was to be kept, it was formated as dictated by the storage method for that channel, and placed in a block of RAM buffer designated for that channel. If the placement of the data filled the block, then another block was allocated from the list of available RAM buffer memory, and channel header information written on the block. Control was then returned to the Main program.

Channel Service Request Interrupt. The channel service request provided an alternate means for sampling data. Instead of sampling 'e data at predefined intervals, the channel was only sampled upon request. This method was used exclusively for the digital channels during the simulation, but could be used for analog channels. Likewise, the digital channels could be automatically sampled at predefined intervals, as was done with the analog channels.

Mark State Contract

The storage method used for a channel service request was the continuous method; however, variations of any of the storage methods discussed later in this chapter could be used under appropriate conditions.

Channel Sampling

This section deals with several aspects of channel sampling. First, the sampling rate to insure signal reproduction is discussed. The storage methods used in the simulation are then described. Lastly, the three storage reduction methods are compared to the Continuous Storage Method, and the benefits and drawbacks of each are examined.

<u>Signal Reproduction</u>. The Shannon Sampling Theorem defines the sampling rate that assures the complete recovery of a band-limited signal (after appropriate filtering). This theorem can be stated as follows:

If a continuous, band-limited signal contains no frequency components higher than f_c , then the original signal can be recovered without distortion if it is sampled at a rate of at least $2f_c$ samples per second. (Ref 16)

This concept is illustrated in Figure 6. The frequency spectrum of the signal being sampled is repeated at the sampling frequency.

If the sampling frequency, f_s, is at least twice the signal's cutoff frequency, no "frequency folding" occurs. In reproducing the original signal, frequency folding causes distortion. The effect of an inadequate sampling rate produces a phenomena called aliasing, in which the signal appears to vary at a much slower frequency (called the alias frequency). This effect is shown in Figure 7 for a sinusoidal input.

As indicated in Figure 6, recreation of the original signal required an ideal low-pass filter, a mathematical




Fig. 6. Frequency Spectra Demonstrating the Shannon Sampling Theorem

fiction. However, the error from a realizable low-pass filter can be made arbitrarily small by increasing the order of the filter. In practice, however, aliasing is reduced by increasing the sampling frequency, \mathbf{f}_s . A rule of thumb is to sample six to eight times the signal's highest frequency component.

Description of Storage Methods. Each storage method presented in this section had its own strong and weak points. Each parameter input should be examined and matched to the appropriate storage method according to the guidelines presented.




Fig. 7. Aliasing Caused by an Inadequate Sampling Rate

Five storage methods were suggested by Hill to reduce the storage required (Ref 3:15-20,51-60). Of those, the continuous and variable change methods were judged both feasible and within the 1% error guideline. A variation of each method, Delta Continuous and Modified Variable Change, is also presented in the following discussion.

Continuous Storage Method. The Continuous Storage Method (CSM) saved the data value for each sample taken. Because each sample was stored, and the time between samples was known, there was no need to time tag the individual samples. This method added no additional error above that of the A/D converter alone (less than 0.2%) and had the

smallest overall error of the methods examined. Although this method had the highest accuracy of the methods examined, it also lacked potential for storage reduction. Table III shows the storage required for a four-hour mission. The CSM should be used for signals which require maximum accuracy.

TABLE III

FOUR-HOUR STORAGE REQUIRED FOR CONTINUOUS
STORAGE METHOD

Samples per Second	Storage Required (eight-bit bytes)		
20	288,000		
8	115,200		
4	57,600		
2	28,800		

Delta Continuous Storage Method. The Delta Continuous Storage Method (DCSM) differed from the CSM in that the sign plus two's complement difference between the current value and the previously stored value, rather than the current value itself, was stored. The difference was represented in a four-bit, sign plus two's complement format, as shown in Figure 8. This method reduced the storage to half that required by the continuous method. This storage reduction was not without cost. Storing the difference, rather than the value, required the difference be in the range of possible four-bit, sign plus two's complement




Fig. 8. Delta Continuous Storage Method Format

numbers (-8 to +7). A difference value larger than this resulted in a range error and caused the subsequent data within a block of data to be incorrect. (By storing the first value in the block header, the rippling effect was limited to a single block and did not carry over to the next block.) The accuracy associated with this method depended on the value chosen as the minimum reportable amount of change, C. The current difference value, D_n , was calculated to the nearest whole number as

$$D_n = \frac{\text{(last value saved)} - \text{(this value)}}{C}$$

where

(last value saved) = $C \times D_{n-1}$

At a given sampling rate, a larger C value reduced the amount of storage required and reduced the probability of having a range error, but did so at the expense of accuracy. Table IV shows the relationship between a given C value and the maximum error possible due to A/D conversion and storage for this and the remaining methods used.

TABLE IV

RELATION BETWEEN MINIMUM REPORTABLE CHANGE
AND THE ERROR ASSOCIATED

Minimum Reportable Change, C	Maximum Error Due to A/D Conversion and Storage
1	0.7%
2	1.17%
3	1.56%
4	1.95%
5	2.34%

Variable Change Storage Method. The Variable Change Storage Method (VCSM), like the DCSM, stored the difference between the current value and the previously stored value, rather than the value itself. The accuracy associated with the VCSM also depended on the C value selected, and is shown in Table IV. The VCSM stored data only when the current value differed from the previously stored value by at least C. This required each difference value to be time tagged with the number of elapsed sampling intervals since the previously stored sample. Figure 9 shows the format




Fig. 9. Variable Change Storage Method Format

used for the VCSM. If the input signal did not change by at least C before the time tag overflowed (128 sampling intervals), a "no change" value was saved. Therefore, the time correlation from sample to sample was maintained. Table V represents the storage required for different sampling rates in terms of the maximum and minimum number of eight-bit bytes required. The numbers represent the data generated by one input signal during a four-hour mission. The maximum storage was required when every sample taken

TABLE V

FOUR-HOUR STORAGE REQUIREMENTS FOR VARIABLE CHANGE STORAGE METHOD

Rate	Storage (eight-bit bytes)		
(Samples per Second)	Minimum	Maximum	
20	3375	432,000	
8	1350	172,800	
4	675	86,400	
2	337.5	43,200	

differed from the previous by at least C. The minimum storage was required when the input signal was stored only as the time tag overflowed. The minimum values indicated the VCSM's potential for storage reduction. The maximum values indicated the storage penalty possible. Like the DCSM, this method required the difference value to be within the allowable range (-15 to +15).

Modified Variable Change Storage Method. The Modified Variable Change Storage Method (MVCSM) used the basic data structure of the VCSM. As seen in Figure 10, the MVCSM saved one data entry (time tag and difference value) in a single eight-bit byte. As shown in Table VI, this method had a potential for storage reduction, although less than that of the VCSM. However, for the worst-case condition where every sample taken was stored, the storage penalty was no worse than that of the CSM.




Fig. 10. Modified Variable Change Storage Method Format

TABLE VI

FOUR-HOUR STORAGE REQUIREMENTS FOR MODIFIED VARIABLE CHANGE STORAGE METHOD

	· · · · · · · · · · · · · · · · · · ·		
Rate (Samples per Second)	Storage (eight-bit bytes) Minimum Maximum		
20	18,000	288,000	
8	7,200	115,200	
4	3,600	57,600	
2	1,800	28,800	

As with the previous method that stored differences, this method required the difference to be in the allowable range (-8 to +7 in this case). The time tag overflowed and a "no change" entry was saved after 16 sampling periods had elapsed. Also, like the previous difference methods, the error was dependent on the value of C chosen.

Storage Method Comparison. A graphical representation of the amount of storage required by each method is shown in Figure 11. To account for various sampling rates or mission lengths, the data is normalized to the Continuous Storage Method. For input signals which change by a small amount, the Continuous Storage Method requires the full eight bits to convey as little as one bit of additional information. For storage-bound applications such as this, alternative storage methods were needed for these types of signals.

The last three storage methods discussed above were variations of what the literature called delta pulse code modulation (Ref 17:218). The appeal of these storage types was that, by storing the difference instead of the signal itself, fewer bits could be used to convey essentially the same information.

The drawback to these methods was that, as soon as the number of bits was defined, an allowable range of variation from one sample to the next was also defined. These methods should be used only for signals which usually do not vary by more than the method's allowable range. As long as the




Fig. 11. Normalized Storage Versus Storage Required

signal variations from sample to sample were less than or equal to the allowable range, these methods worked admirably. However, when a difference storage method was used for input signals, which consistently varied by more than the allowable range, one of two courses had to be taken: either the sampling rate was increased, thereby requiring more storage memory, or the minimum reportable change, C, was increased.

Increasing the sampling rate to eliminate range errors

by the Continuous Storage Method. In a test case, in which a zero to five-volt sinusoidal test signal was sampled, all difference storage methods required significantly more storage than the Continuous Storage Method because the sampling rate was increased to eliminate range errors.

In many cases the occurrence of a small percentage of range errors might be acceptable, when compared to the sampling rate required to insure that <u>no</u> range errors occur. Whether a small percentage of range errors is knowingly allowed or not, the software should recognize and handle range errors to prevent erroneous data from being stored.

In the simulation conducted, the occurrence of a range error caused the software to stop the simulation with a "range error" message. The following paragraphs discuss possible methods of handling range errors.

One way to handle range errors would be to discard the entire block of data containing the error. The smaller the block, there will be less data lost. This approach would be justified if the amount of storage memory were marginal, the probability of a range error were small, and the occurrence of small gaps in the data would not invalidate the entire test.

If preservation of all data were necessary, then the program could zero-fill the remaining portion of the block and start a new block. Again, the smaller the block, the less zero-filled MBM storage there will be. This approach

should be used only when the probability for range error is small, to prevent excessive zero-filled storage.

Another approach would be to store the maximum difference possible until the signal could again be correctly represented. This approach produces a "signal tracking error" whenever range errors occur. If the signal tracking error were acceptable, this method would be desirable from a storage point of view.

Lastly, the sampling of a particular channel could be adaptively adjusted throughout the mission. For instance, a predefined number of range errors would cause the minimum reportable change or the sampling rate to be increased. Similarly, repeated storage of "no change" would cause the sampling rate or the minimum reportable change to be decreased. If required, the sampling method could also be adaptively changed to match signal to storage method. While this approach is beneficial in many respects, it would require added storage overhead (block header information) to indicate sampling rate, minimum reportable change, and storage method.

The second course to prevent range errors, increasing the minimum reportable change, C, can reduce the amount of storage required, but does so at the expense of sampling accuracy (see Table IV). For the DCSM, increasing C allowed the sampling rate to be reduced, thereby decreasing the amount of data stored. For both the VCSM and MVCSM,

increasing C also resulted in more "no changes" between samples, further reducing the amount of storage required.

A qualitative test was conducted to determine the tradeoffs between sampling accuracy and storage requirement. A zero to five volt sinusoidal test signal was sampled using the three difference methods discussed. The test was repeated at several signal frequencies. Although a signal of this type should be, in reality, sampled continuously to achieve minimum storage, the test did provide an indication of the tradeoff between accuracy and storage.

Sampling accuracy was varied by varying the minimum reportable change, C. The sampling rates were set at the minimum rate possible that produced no range errors. Therefore, every sample taken was stored and the sampling rate equaled the storage rate. The storage reduction percentage proved to be virtually independent of the signal frequency. Table VII shows the storage percentage reduction for the difference methods tested.

Sampling Delays

To insure reducibility it is important to correlate the samples from a given channel with time. For ease of programming, as well as analysis, the time between samples should be equal. When sampling multiple channels, each with a different sampling rate, it is difficult to maintain equal time between all samples for all channels.

TABLE VII

DATA REDUCTION FOR INCREASED MINIMUM REPORTABLE CHANGE, C

	Minimum Reportable Change, C			
Method	2	3	4	5
Delta Change Storage Method	63%	75%	83%	86%
Variable Change Storage Method	57%	69%	77%	82%
Modified Variable Change Storage Method	63%	75%	83%	86%

A collision was defined as the occurrence of multiple channel sampling requests. For analog channels the collisions caused the nth channel's samples to be delayed in time by the amount (n-1)(T_c+T_s), where T_s was the time to determine the next channel and start its conversion, and T_c was the A/D conversion time. For digital channels the delay was (d-1)(T_d), where d was the number of digital channels and T_d the time to determine the next channel and read its value.

Sampling "jitter" was defined as a fluctuation in the sampling interval. Two sources of jitter were observed. The first was a one to five microsecond jitter due to the random nature of interrupt request. This amount of jitter was insignificant when compared to the slow varying signals being sampled. The second source of jitter was the

inconsistent occurrence of collisions. For this case, the jitter was equal to the delay due to the collision.

As shown in Figure 12, no sampling jitter was observed when collisions occurred consistently at each sample interval. In Figure 13, the jitter for this case was eliminated by sampling the faster channels first. Figure 14 shows that no jitter occurs for the case where successive channel sampling intervals were integer multiples of their predecessors. Figure 15 shows that jitter occurred, however, when all channel intervals were not integer multiples of each other.

For the two-channel case, the repetition interval for channels with sampling intervals n_1^T and n_2^T was $(n_1^n)^2$, where T was the basic system time interval, n_1^n , and n_2^n was not an integer multiple of n_1 . A theoretical worst-case jitter of approximately $19(T_s^n+T_c)$ would occur if all 20 channels (analog and digital) had sampling intervals that were not integer multiples of each other. For an observed $(T_s^n+T_c)$ of approximately 300 microseconds, the theoretical worst-case delay is approximately 5.7 milliseconds. Sampling intervals which are not multiples of each other imply that they be prime numbers (say P_0 through P_{19}) times the basic sampling interval, T. The repetition interval for such a jitter would be $(P_1^n, P_2^n, P_3^n, \cdots P_{19}^n)^n$.

This theoretical worst-case jitter delay is presented here to show that even the worst-case jitter possible is only approximately 11% of a 50 millisecond system sampling





Fig. 12. Consistent Collisions Eliminate Jitter



Jitter Elimination by Sampling the Fastest Channels First Fig. 13.




Fig. 14. Integer Multiple Sarrling Rates Eliminate Jitter




Fig. 15. Jitter Caused by Inconsistent Collisions

interval. With the frequency of the worst-case jitter being $(P_1 \cdot P_2 \cdot P_3 \cdot ... P_{19}T)$, the mission would run at least $(7.8 \times 10^{24}) T$ for the worst-case jitter to occur. For T=50 milliseconds, a worst-case jitter would occur approximately every 1.24×10^{16} years! Therefore, it is very unlikely that the worst-case jitter would ever occur.

For the sampling rates suggested in Table I, assuming fastest channels are sampled first, the worst-case jitter would be ± 1.5 milliseconds for the parameters sampled at eight samples per second. This is 1.2% of the .125 second interval, and occurs at every sample.

If the sampling rate were just twice the frequency of the highest signal component, this timing jitter would produce a maximum possible error of 3.7%. The sampling frequency is higher than twice the highest signal; therefore, the error produced from the jitter is less than the 3.7% maximum. If this error were determined to be unacceptable, the sampling rate of the appropriate parameters could be increased from eight samples per second to ten samples per second. The sampling intervals would then be integer multiples of each other and, as previously shown, no jitter would occur.

IV Results and Recommendations

The proposed IFPDAS was designed using current stateof-the-art devices. The design consisted of an eight-bit
microcomputer which controlled the flow of data from one of
16 analog or four digital channels to MBM storage. Although
the controller design was simplistic, its capability was
significantly beyond that required by the IFPDAS. This
should allow this basic controller design to be used with
future MBM devices at much higher sampling rates.

Operational software was designed and the system simulated on a Rockwell System-65 minicomputer augmented with two-megabits of MBM. This software could be easily transferred to a R6502-based IFPDAS prototype.

It was evident from the start that any design using existing MBM devices would be storage-limited. The controller portion of the IFPDAS was designed with the minimum amount of hardware possible. This, with judicial device selection, insured the minimum amount of power and physical space for the controller hardware and the maximum remaining power and space for MBM storage. Even so, the IFPDAS design using eight, one-megabit Intel MBMs could only support the storage rate of the 12 original parameters. Greater storage rates were possible, but only at the expense of mission duration. This is shown graphically in Figure 16. The




Fig. 16. Mission Length Versus Storage Required

eight-megabit line represents the maximum amount of MBM that will fit into a 2x5x9 inch IPFDAS using existing state-of-the-art devices. As the sample rate (and, therefore, the storage rate) increases, the eight-megabit line is crossed at shorter mission lengths.

Although the device chosen to convert analog signals did not have an internal sample-and-hold, one could be added if required. Because of the slow-varying signals and the relatively fast A/D conversion time, the possible error due to the signal changing while being converted was insignificant when compared to probe accuracy. If signals of

higher frequency should be sampled in the future, the decision to omit the SAH should be reconsidered.

The RAM buffer memory allowed the MBM to be powered down when not in use. At the slow IFPDAS sampling rates, the percent of MBM "on" time was independent of the amount of RAM buffer available. Size selection for RAM (system and buffer) was, therefore, based mainly on power and space requirements.

The four data storage methods used were:

- a. Continuous Storage Method
- b. Delta Continuous Storage Method
- Cylariable Change Storage Method
- d. Modified Variable Change Storage Method

 The last three reduced the amount of storage by saving the difference between values rather than the values themselves, since the difference could be stored in fewer bits. Also, the last two methods stored differences only if they were larger than a predetermined value.

If the difference was larger than the bits could represent, a range error occurred and the current data, plus all subsequent data in the block, were incorrect. Two ways to prevent range errors were to increase the sampling rate or to increase the minimum reportable change (or minimum difference value). For signals which had wide variations from sample to sample, increasing the sampling rate required, in some cases, more memory storage than the Continuous Storage Method would have required. For this

reason, parameters should be matched to storage methods.

Increasing the minimum reportable change significantly reduced the amount of storage memory required, but did so at the expense of data accuracy. Choosing the largest value for the minimum reportable change that can possibly be tolerated is the easiest, most straightforward way to reduce storage.

Several methods are suggested to handle range errors when they occur. If memory storage is at a premium, the block containing the range error can be discarded. If accurate, continuous samples are important, the remaining block can be zero-filled and a new block started. If some error can be tolerated, the maximum difference can be stored until the difference saved again correctly represents the true value. Lastly, sampling can be adaptively adjusted throughout the mission, increasing or decreasing sampling rates or minimum reportable change and changing the storage method used.

Consistent sampling intervals are important for reproducibility, as well as signal analysis. Inconsistent sampling intervals or "jitter" are caused by inconsistent, simultaneous sampling requests. For the worst case possible, the jitter was approximately 11% of the sampling interval. The jitter which can be expected during normal sampling would be less and is not considered significant. However, jitter can be totally eliminated by sampling faster channels first and making each channel's sampling

rate an integer multiple of the previous channel's sampling rate.

It is evident that this basic, simplistic design is very versatile and could be used for other related types of applications. One in particular is the collection of parachute drop data (Ref 18).

It is recommended that an IFPDAS prototype be built using the components specified in Chapter II or their functional equivalents. This construction would identify the layout and interface problems of packaging MBM alluded to by MBM manufacturers (Ref 10:49). Also, since it is reasonable to expect that the next generation MBMs will be bus compatible with existing MBMs, an IFPDAS with increased speed and storage capabilities will be more easily realized.

Bibliography

- 1. Merrifield, John T., et al. An <u>Inflight Physiological</u>
 Data Acquisition and Analysis System. Crew Technology
 Division, USAF School of Aerospace Medicine (USAFSAM),
 Brooks AFB, Texas.
- 2. Jolda, Joseph G. and Stephen J. Wanzek. Aircrew Inflight Physiological Data Acquisition System II.

 MS Thesis. Wright-Patterson AFB, Ohio: School of Engineering, Air Force Institute of Technology, December 1977. (AD A055638)
- 3. Hill, Robert E. <u>Aircrew Modularized Inflight Data</u>
 <u>Acquisition System. MS Thesis. Wright-Patterson AFB, Ohio: School of Engineering, Air Force Institute of Technology, December 1978. (AFIT/GE/EE/78-28)</u>
- 4. ADC0817. National Semiconductor Data Handbook, 1977.
- 5. RCA COS/MOS Memories, Microprocessors, and Support Systems. Summerville, NJ, 1979.
- 6. The MOS Memory Data Book. Houston: Texas Instruments, Inc., 1980.
- 7. The Complete Motorola Microcomputer Data Library.
 Chap. 1, 197. Phoenix: Motorola Semiconductor Products,
 Inc., 1978.
- 8. Rockwell Control Module (RCM650) System 65 Bubble Memory System. Product description. Anaheim: Rockwell International Corp., March 29, 1979.
- 9. Rockwell Linear Module RLM6580 256Kx4 Bubble Memory Storage. Product specification. Anaheim: Rockwell International Corp., February 8, 1979.
- 10. <u>Intel Magnetics Bubble Memory Design Handbook</u>. Santa Clara: Intel Magnetics, Inc., 1979.
- 11. Bobeck, A. H., et al. "Current-Access Magnetic Bubble Circuits." The Bell System Technical Journal. American Telephone and Telegraph Company: 1453-1541 (July-August 1979).
- 12. Rockwell R6500 Microcomputer System-65 User's Manual.

 Document No. 29650N35. Anaheim: Rockwell International Corp., Rev. 2, January 1978.

- 13. Logic Diagram of the RCM650. Bubble memory application note #2, Rev. A. Anaheim: Rockwell International Corp., November 1, 1978.
- 14. R6500 Microcomputer System Hardware Manual. Rockwell International Corp. USA, revised August 1978.
- 15. Meyers, Glenford J. <u>Software Reliability Principles</u> and <u>Practices</u>. New York: John Wiley and Sons, Inc., 1976.
- 16. Simpson, Richard S. and Ronald C. Houts. <u>Fundamentals of Analog and Digital Communications Systems</u>. Boston: Allyn and Bacon, Inc., 1971.
- 17. Taub, Herbert and Donald L. Schilling. <u>Principles of Communication Systems</u>. New York: McGraw-Hill Book Company, 1971.
- 18. Richardson, Gary A. Evaluation of an Improved Parachute Test Data Acquisition System. MS Thesis.

 Wright-Patterson AFB, Ohio: School of Engineering, Air Force Institute of Technology, December 1979. (AFIT/GCS/79-13)
- 19. <u>Intersil Data Acquisition Handbook</u>. Cupertino, California: Intersil, Inc., 1980.
- 20. Garnett, Patrick H. Analog Systems for Microprocessors and Minicomputers. Reston, Virginia: Reston Publishing Company, Inc., 1978.
- 21. Tocci, Ronald J. and Lester P. Laskowski. Microprocessors and Microcomputers Hardware and Software. Englewood Cliffs, New Jersey: Prentice-Hall, Inc., 1979.
- 22. Wollensen, Donald L. "CMOS LSI The Computer Component Process of the 80's." Computer: 59-67 (February 1980).
- 23. Capece, Raymond P. "Bubble Offerings Start to Balloon." Electronics: 41-42 (March 13, 1980).
- 24. Chang, Hsu. "Major Activity in Magnetic Bubble Technology." Computer Design: 117-125 (November 1979).
- 25. Chang, Hsu. Magnetic Bubble Memory Technology. New York: Marcel Dekker, Inc., 1978.
- 26. Rabiner, L. R. and R. W. Schafer. <u>Digital Processing of Speech Signals</u>. Englewood Cliffs, New Jersey: Prentice-Hall, Inc., 1978.

27. Spieger, Phil. "Getting Started in Bubble Memories." <u>Digital Design</u>: 46-50 (November 1979). Appendix A

IFPDAS PROGRAM LISTING

```
LINE # LOC
               CODE
                          LINE
                        :******* PAGE ZERO VERIABLES ******
0002 0000
0003 0000
                               *=$0006
0005 0006 FF
                        NCHNLS .BYT $FF
                                                ; NUMBER OF ACTIVE CHANNELS - 1
0006
    0007 FF
                        NPORTS .BYT $FF
                                                ; NUMBER OF ACTIVE PORTS - 1
                                                ; A/D HQSY FLAG, O-3 = INDEX, 7 = BUSY
0008 0008 00
                        ADBUSY .BYT $0
                        BUBNDX *=====1
                                                CURRENT BUFFER TO BUBBLE INDEX POINTER
0009 0009
                                                ; CURRENT BUFFER ADDRESS
0010 000A
                        CURBFA ***+2
                        BBUSY .BYT $0
                                                BUBBLE BUSY FLAG, 0-3 = INDEX, 4 = CHAN/PORT
0011 000C 00
                        ; 6 = BUBBLE POWERED FLAC, 7 = BUBBLE BUSY
0012 0000
0013 000D
                        NLINK *=x+1
                                               ; NUMBER OF BLOCKS IN LINK
                        TLINK *=*+2
0014 000E
                                                ; TOP OF LINK POINTER
0015 0010
                        NEWBLK *=*+2
                                                ADDRESS OF BLOCK JUST DE-LINKED
                        OLDRUK *=+2
0016 0012
                                                ; AUDRESS OF BLOCK TO BE LINKED
                                            ;LIST ACTIVE CHAN, 0-3 = CHAN, 4-5 = METHOD, ; 6 = BUBBLE REQUEST, 7 = A/D REQUEST
0018 0014
                        CHANLS *=*+16
0019 0024
0020 0024
                        COUNTY *=*+16
                                                ; VARIABLE TIMER COUNTER
                                                JUSED IN 'SAVE' FOR INDIRECT ADD.
0021 0034
                        POINTR *=*+2
                        CBKPTR *=*+16
                                                ;CHANNEL BLOCK POINTER
0022 0036
0023 0046
                        KEPNDX *=*+1
                                                ;SAVE INDEX VALUE
0024
     0047
                        VDIFF *=*+1
                                                ;A/D - THIS VALUE/IAST VALUE DIFFERENCE
                        SDIFF ***
0025 0048
                        MDLFF *=*+1
0026
    0049
                                                ; # TIME INTERVALS SINCE VALUE SAVED
0.027 - 0.04
                        COUNTY MEET 16
                        CBFADD *=*+32
0028 005A
                                                ;CHANNEL BUFFAR ADDRESS
0029 007A
                        COMBLE *=*+32
                                                ; CHANNEL BUFFER INPUT POINTERS
0030 009A
                        LSTVAL *=*+16
                                                ; LAST A/D VALUE
0031 - 000
                        LSTT!M /m=4+32
                                                ;LAST A/D TIME
                        THSVAL ***+16
0032 00tA
                                                ; THIS VALUE OF A/D CONVERSION
                        THSTIM *=*+32
0033 00th
                                                ;TIME OF THIS A/D CONVERSION
0034 00FA
                        PORTS X=XH
                                                ;LIST OF ACTIVE PORTS - BIT 7 = NEED BUBBLE SERV
0036 00FE
                        ACURCY *=*+1
0038 00FF
                        ;****** INTERVAL TIMER ADDRESS DEFINITIONS ******
                        TCII 2 = $AFE9
0040 00FF
                                                ;WRITE CONTROL REG2
0041
     00FF
                        ; READ STATUS REG
0042 00FF
                                                :CIL2 BIT
                                                                --> WRITE CTL3
                        TUTL13 = SAFE8
                                        CTI.2 BIT 0 = - . TE CTL1
READ \longrightarrow NC . This is
0043 00FF
0044
    CONF
0045
                        TICNIR = $AFEA
                                                REW THER I COUNTER
0046
     COFF
                                         WRITE MSB BUFFER REG
0047
                        TILLIW = $AFEB
                                               ;WRITE TIMER 1 LATCH
     OOFF
0048
                                          READ LSB BUFFER REG
0049
                        T2CNTR = $AFEC
     -00FF
                                                ; READ TIMER 2 COUNTER
0050
     OOFF
                                         WRITE MSB BUFFER REC
                        T2LCHW = $AFAD
0051
     OOFF
                                                ;WRITE TIMER 2 LATCH
                                         READ LSB BUFFER REG
0052 OOFF
                        T3CNTR = $AFEE
0053 00FF
                                               READ TIMER 3 COUNTER
                                          WRITE MSB BUFFER REG
0054 00FF
0055 OOFF
                        TOLLIN = SAFEF
                                                ; WRITE TIMER 3 LATCH
```

LINE	# LOC	CODE	LINE	
0056	0 0FF		;	READ ISB BUFFER REG
0058	00FF		;***** VIA	ADDRESS DEFINITIONS *****
0060	00FF		PORTA = \$AF	F1 ;DEFINE A/D DATA ADDRESS
	00FF		DDRA = SAF	
0062	00FF		AUXCIL = \$AH	'FB ;AUXTLARY CONTROL REGISTER
0064	OOFF		PORTB = \$AF	FO ;ADDRESS OF CHANNEL SELECT (0-F)
	00FF		DDRB = \$AF	
0067	00FF		TILL = SAH	76 : R/W TIMER 1 LOW-LATCH
	00FF		THE = SAM	ዦ6 ; R/W TIMER 1 LOW-LATCH ዦ7 ; R-1TMER 1 HIGH LATCH
	OOFF	•		HIGH LATCH - RESET IRO FLAG
	00%		TILC = SAF	F4 ; R—TIMER I LOW COUNTER - RESET IRQ FLAG
	00FF		; W-TIMER 1	
	COFF		THC = \$AB	F5 ; R—TIMER I HIGH COUNTER
	0088			HIGH COUNTER
	00FF			HIGH LATCH
	00FF			LOW LATCH -> LOW COUNTER
0076	00FF		•	IEW TIME INTERVAL - RESET IRQ FLAG
0078	OOFF		T2LL = \$AH	F8 ; R-TIMER 2 LOW COUNTER - RESET IRQ FLAG
0079	OOFF		; W-TIMER 2	
0080	00FF		12BC = \$AF	'N') ; R—TIMER 2 HIGH COUNTER
0081	0088			HIGH COUNTER
	(XOPER			2 LOW LATCH -> TIMER 2 LOW COUNTER
0083	COER			2 RESTART COUNT
0085	OOFF		SHFTRG = \$AF	TA ;SHIFT REGISTER ADDRESS
0086	OOEE		PCR = SAF	FEC ; PER LIMERAL CONTROL REGISTER
(3087	OCH!		TFR = \$AF LER = \$AF	TFD ; INDERROLT FLAG REGISTER
0088	(X)FF		LER = \$AF	THE ; INTERRUPT ENABLE RECISTER
0090	OOFF		;***** M()N	HTOR LINKS *****
0092	OOFF		ACIA = \$CC	X)O
0093	00EE		MSGADR = \$C6	0(06)
0094	00m		MONTTR = \$C9	OMO
0095	$00e^{it}$		BIANK = \$00)AF
ONOR	OOM		CRIAN = \$DX	pr1
0007	(K) Milit		RKEP = 50!	39
0098	0068		-0000000 = 902	2 C1
	t)(ikiki		REDINET = \$01	714)
0100	OO HAR		BEX = \$93	NO6
0101	0063		MUM - SDI	PCF,
0102	(n)55		READ =\$011	χ'
0103	COPP		[FFT =\$035	
0104	00en		RCHEK = \$bJ	RC ; RFAD & SEE IF KEYBOARD HIT
0107	00FF		PAIN = \$B7	
0108	OOFF		PAOUT = \$B7	AB ;SET PA BUBBLE PORT AS OUTPUIS

LINE # LOC	CODE	LINE	
0109 00FF 0110 00FF 0111 00FF 0112 00FF 0113 00FF 0114 00FF		PBIN = \$B706 PBOUT = \$B702 WATTB = \$B73D SEND = \$B7DC PBIO = \$B7C3 CRA = \$B801	;SET PB BUBBLE PORT AS INPUTS ;SET PB BUBBLE PORT AS OUTPUTS ;WAIT FOR SYSTEM BUBBLE NOT BUSY ;SEND A COMMAND TO SYSTEM BUBBLE AND WAIT FOR A ;B PORT INPUT OR OUTPUT ACCORDING TO 'X' ;SYSTEM BUBBLE CONTROL RECISTER A
0115 00FF 0116 00FF 0118 00FF 0119 00FF		PA = \$B800 PB = \$B802 BUF1 = \$B000 BUFO = \$B000	; BUNBLE PORT A ; BUNBLE PORT B ; INPUT BUFFAR OF 256 LOCATIONS ; OUTPUT BUFFER OF 256 LOCATIONS

LINE	# LOC	CODE	LINE	
0121 0122	00FF 00FF			THE START OF THE PROGRAM ************************************
0124 0125	00FF 0411	4C 00 02	≈\$C411 JMP RFSET	;SET KEY6 TO START PROGRAM
0127	C414		* =\$200	
	0200	78	RESET SEI	; INITIALIZE SYSTEM AFTER RESET
	0204	D8	(37)	
	0202	A2 FF	UNX #\$FF	
	0204	9A	'IXS	;SET UP SYSTEM STACK
		20 00 05	JSR INIT	(D) SYSTEM INITIALIZATION
0133	0208	20 €C 0 5	JSR SLFTST	;DO SYSTEM SELFTEST
0135	020B	A9 00	SETUP LIM #4NSG1	; INITIALIZES RUN PARAMETERS OR DUMPS BUBBL
		20 ED 05	JSR MSCOUT	COMPUT MSGL TO CRT
0137	0210	20 FC 05	JSR GETVAL	CET A CHERACTER FROM THE CRT
0138	0213	C9 44	CMP # D	
		D0-03	BNE SET2	
0140	0217	4C CD 05	35만 块州中	
		C9 49	SET2 CMP #1	
		00 80	BNE SETUP	; IF NOT 'D' OR '1' THEN ASK AGAIN
		20 43 06	JSR 800120	; ZERO BUFFER INDEX
0144	0221	20 03 06	SET3 JSR CRLF	CUTPUT A CARRAGE/RETURN TO CRT
0146	0224	A9 1C	CHINPRM LUA # <msc3< td=""><td>; 'ENTER'</td></msc3<>	; 'ENTER'
	0226	20 ED 05	JSR MSCOUT	CLIAN RATE METHOD
		Λ9 22	LDA #SMSCJA	,
		20 ED 05	JSR MSCOUT	
		20 03 06	JSR CRLF	
	0231	20 FC 05	CHNI - JSR GETVAL	GET ACTIVE CHANNEL VALUE
11150	0234	C9 0D	(MP #\$0D	;TEST FOR CR
	0236	FO 24	BDQ PRTHRM	BRANCH TO GET PORT PARAMETER
		20 Ob 06	JER TOTEX	; CHANCE A TO A HEX VALUE
		29 OF	AMD #\$OF	and the testing ful
	(239		TAX	;SET UP INDEX 'X'
(115) A110		A9 09	LIA #9	;OUTPUT 'A' SPACES TO CRT
	0240	20 11 06 20 1F 06	JSR SPACES JSR CHEX2	READ IN FROM ORT TWO CHARACTERS -> HEX IN 'A'
		20 (F 06) 90 50 11	STA CRATE, X	; SAVE THIS RATE VALUE
		Λ9 OΛ 11 OC UE	IJA #10	ACTION OF THE STANDED
	0248	20 11 06	JSR SPACES	
		20 10 05	JSR CETVAL	
0164		29-07	AND #7	FORCE METHOD INTO RANGE
0165	0253	90 70 11	STA STORGE, X	
(1)66		20 03 06	JER CREE	
0167		40 31 02	JMP CHAL	GET ANOTHER CHANNEL PARAMETER SET
614.0	()''' ()	AO 10	THE MOUNTAIN	
		A9 1C	PRTPRM LDA #GMSC3	; fnier
		- 20 ED 05 - A9 3€	JSR MSCOUT	, ENVIRAN
0171 0172	0264 0263		UNA PERSONA USR MSCOUTT	; 'ACTIVE PORT RATE'

LINE	# LOC	COI	Œ I	LINE		
0173 0174 0175		C9 OD		ľl JSR CMP	CRLF GETVAL #\$OD	
0176 0177 0178	026E 0270 0272	29 03 A A		AND TAX		;SCALE PORT INDEX VALUE
- 0179 - 0180 - 0181 - 0182	0273 0275 0278 0278	A9 0A 20 11 20 1F 90 59	06	JSR JSR	#10 SPACES CHEX2 PORTBF,X	;READ CRT TWICE -> HEX 'A' ;SAVE PORT RATE
0183 0184		-20.03	() (5)	JSR	CREF PRIL	;CO GET ANOTHER PORT PARAMETER SET
0186 0187 0188 0189	0284 0287 0284 0280	20 03 20 00 A9 99 20 Eb	05	JSR LIM	CRLF ACCEV #4MSG8 MSCOUT	;SORT ACTIVE ANALOG & DIGITAL CHANNELS
3190 0191 0192 0193	028F 0294 0294 0296	A9 22 20 HD A6 06 30 23	05	LIA JSR LIX BM!	# CMSC3A MSC/JUT NCHNES MOK6	
- 0194 - 0195 - 0196 - 0197 - 0198	0298 0298 0298 0298 0298 0282	29 OF 20 3F		AIT GNV	CREF OTANLS,X #\$OF OTTHEX #8	;LIST ACTIVE CHAN'S
0199 0200 0201 0202	02A4 02A7 02AA 02AD	20 1! 85 FC 20 3F A9 08	10	JSR 17 A JSR 1.DA	SPACES COUNTY, X COUNTY, X #8	
0204 0204 0205 0206	02AF 0282 0285 0288	BD 6D 20-39 CA	1! 06	AST EST, EST		
0207 0209 0210 0211		20 03 A9 99 20 ED	06 MO	SR JSR Nul	MOK2 CRLF #SMSG8 MSGOUT	;LIST ACTIVE PORTS
0212 0213 0214 0214	0205 0205 0208 0208			LIM JER LOX	#KMSCA ASCOUTE NPORTS SOK'S	
0216 0217 0218 0219	0201 0201 0201 0203	20-03 B5-FA 29-03 20-3F		ALI UMA RUL	CUMBEX	; FORCE IMPO RANGE
0220 0221 0222 0223 0224	0296 0298 0298 0298 0298	A9 OR 20 11 B0 55 20 3F CA	11	LIM	SPACES PRATE, X OUTHEX	
0225	02%2	10 F8			MCK3	

1

LINE	# 1.0C	CODE	LINE					
0227	02F4	A9 48		A # MSG5				
0228	02F6	20 03 06		R CRLF	4			
0229	02E9	20 ED 05		R MSGUUT	; VERLFY-V	CHANGE-C	OK-K'	
0230	02EC	20 FC 05	JS	R GEIVAL				
0231	02EF	C9 56	(M	₽#′V				
0232	02F1	FO-91	80) MOKĪ				
0233	0253	C9 43	CM	è #′c				
0234	02F5	b0_03	BN	E MOK4				
0235	02F7			P SET3				
0236	02FA	C9 4B		P #1K				
0237		90 Pb		MUK5				
(14.2)	0.210		1.47					
0239	02FE	A9 6F	1.0	\ #<\ \! \$G6				
0240	0300	20 ED 05	JS	RINSCOUT	: WAIT - BUI	BRLE INITIAL	TZATION'	
0241	0303	20 70 06		R WRBHDR	•		IN TO BUBBLE	
0242	0306	A9 82		\ #\$\SG7			TE - POWER DOWN	SYSTEM"
0243	0308			R MSCOUT	, 111.1.1103112	intole outerin.	ID TOMES DOME	DIDIH.
0244	0'908	20 DC DL		K READ	י מען דיו אגו.	SPACE BEFORE	2 MTCC1/M	
	030E				, WALL FOR a	DIACE DEFOR	, MISSION	
0245				P #\$20 - ₩W.7				
0246	0319	(X) (F2)		E MW7				
0247	0.1.	40 !5 03	JN	P MISSN				

LINE	# LOC	CON	Œ	LINE		
0251 0252 0253 0254	0318 0318 0310 031F	20 71 20 80 A6 06 30 48 8E 34	06		JSR RDBHDR JSR RUNIT LDX NCHILS BNIL MIESN2 STX SAVEX	;READ BUBBLE HEADER FOR RUN PARAMETERS;INITIALIZE POINTERS, COUNTERS, TABLES, ETC.;GET CHANNEL INDEX
		A9 00 95 36 95 4A			EIM #0 STA CHKPIR,X STA COUNTT,X	;ZERO ANALOG CHAN OFFSET ;ZERO DELTA TIME COUNT
0259 0260 0261	032B 032b	20 72 B5 14 49 FF			JSR TIMERS LIM CHANLS,X EOR #\$FF	;READ 1ST VALUE OF ANALOG CHANNEL 'X'
0262 0263 0264 0265	0342 0544 0547	20 F9 20 F9 86 F9	ΑF	MLSSN5	STA PORTB LIVA #2 BIT LFR BNE MESN5	;START A/D CONVERSION
	033C 033E	AD F1 49 FF 95 CA 95 9A			DIA PORTA DOR #SET STA THSVAL,X STA LSTVAL,X	;SET CURRENT VALUE
0273 0274 0275	0345 6347 0344 0348				LIM COUNTP,X STA COUNTV,X JSR BLKALC TXA ASL A	;SET TIMER COUNTERS ;ALLOXATE 1ST BLOCK THIS ANALOG CHAN
9277 6278 6279	634F 6334 6653	AA A5 10 95 5A 95 7A A5 11 95 5B			TOW COBBER, X	;SET UP 1ST BLOOK POINTERS
0282 0283 4754	6557 6359 0358	95 78 A9 0 0 95 IA 95 BB			STA CREADONE, X STA CORBUNEE, X LIM #0 STA THSTIM, X STA THSTIMEL, X	;ZERO START TIME
6287 6288	0567 0565 0567	ME 33 20 63 94 36 CA 10 B3			INC SAVIA JOR MEDDR STY CHEPTR, X DEX BELL MISSNI	;WRITE CHANNEL HEADER TO RAM BUFFER AREA 'X';MODIFY INDEX POINTER
	036A 036C 636E				LDX NPORTS BMI MISSNA LIN #0	
0295 0295 0297 0298	- 0370 - 0370 - 0373 - 0374 - 0377	90-51 - 20-24 - 8A - 0A			STA PBRPTR,X JGR BEKALC TXA	;ZERO DIGITAL POINTER OFFSET ;CET 1ST BLOCK
02:99 03:00 03:00 03:01 03:02 03:03	0378 0379 0379 0378 0378 0381	A8 A5 10 99 49 99 41 A5 11			ASU A TAY LUM NEWBLK STA CPBLK,Y CTA PBEADD,Y LUM NEWBLK+1	;SET UT BLACK POINTERS

LINE	# LOC	CODE	LINE			
0304	0383	99 4A 11	STA	CPBLK+1,Y		
0305	0386	99 42 11	STA	PBFADD+1,Y		
0306	0389	8A	TXA	•		
0307	038A	09 10	ORA	#\$10		
0308	038C	8b 34 11	SIA	SAVEX		
0309	038F	20 63 QA	JSR	WRIDR	;WRITE PORT HEADER TO RAM BUFFER AREA 'X'	
0310	0392	98	AYF		·	
0311	0393	9b 5I 11	STA	PBKPIR,X		
-0312	. 0396	CA	DEX			
0313	0397	10 D3	BP1.	MLSSN3		
0315	0399	A9 00	MISSN4 LDA	#0		
0316	039B	85 0C	STA	BRUSY		
0317	0390	20 72 06	JSR	TIMERS	START TIMER FOR MISSION RUN	
0318	03A0	58	(3.1		•	

LINE # LOC	CODE	LINE		
0320 03A1		; ********	MAIN LOOP OF	PROGRAM ******
0323 03A3	A9 20 24 0C DO QA	BIT	#%00100000 BBUSY MAIN6	;CHECK FOR BUFFER 80% FULL
0325 03A7	30 48	BMI	MAIN	;BUSY?
	50 Fb		MAIN	;POWERED?
0327 03AB 0328 03AE			B!AVR DN MAUN	;YES ;NO
		0, 4		
0330 0381	50 04		MAINI	; BRANCH BUBBLE\$NOT POWERED
0331 0383	30 EC		MAIN MAIN2	; BRANCH BUBBLE BUSY ; ALWAYS SKIP NEXT INSTRUCTION
- 0332 - 0385 - 6333 - 0387	10-03 20-9b- 0 7	_	BPWWP	;(X) POWER UP THE BUBBLE
0.3.1.3 0.3.11	10 70 07	I FILLY SON	13: 41 404	300 TORES OF THE ROBINES
	A9 FO			;SET POWERED, BUSY, & 80%
	-85-0€ -∆6-06		BBUSY NOTNES	POINTERS TO TOP OF THIS LILKED LIST
	- An 159 - A5 OC		BRICY	UPINTE BRUSY FLAG
	29 £0		#Seo	, or talk is is the control of the c
	85 OC		BRJSY	
034! 0305	A3	TXA		
- 0342 - 03CZ			MA IN4	
ाक्ष्य (१५८५)			BHUSY	
HOWAR PROB			HRUSY	
0345 0309		TXA A31.		
- 6346 - 6365 - 6347 - 6365		TAY:		
0348 0300			CBFADD, Y	
6349 6533			CURBEA	
0350 0395		UN	CEHADE#1,Y	
9331 0398	85 OB	STA	CTRBFA+1	
0353 - 03DA	20 FO QA	JSR	BUBBLIC	; PUT ANALOG CHAN LINKED LIST IN BUBBLE
0355 0300	CA	DEX		
0356 03DE			ENI AM	
0358 03E0	A6 07	MAIN4 LDX	NEORTS	PUT PORT LINKED LIST IN BUBBLE
0359 03E2			BRUSY	
	29 FO) #SFO	
0361 03E6			BRUSY	
- 0362 - 0368 - 0363 - 0369	√√ 30-19	TXA BMI	MAIN/	
0364 93EB	09 10		#\$10	
0365 0350			BBUSY	
0366 03EF	85 OC		BBUSY	
0367 0381	8 Λ	TXA		
0368 03F2	ΩA 	ASI		
- 0369 - 6383 - 6570 - 6584	A8	YAT		
= 0370 - 0394 = 0371 - 0387	89 41 11 85 0 A		A L'BFADD,Y A CURBFA	
- 0371 - 0367 - 0372 - 0369	89 42 11		PBFADD+1,Y	
0373 03HC	85 OB		CURBEA+1	

LINE :	# LOC	CODE	LINE	
0375	03FE	20 FO OA		JSR BUBBLE ; PUT PORT LINKED LIST IN BUBBLE
0377	0401	CA		DEX
0378		10 DE		BPL MAINS
0380	0404	A5 0C	MAIN7	LIM BRUSY ; RESET BUBLLE BUSY FLAG
0381	0406	29 60		AND #%01100000
0382	04 0 8	85 OC		STA BIUSY
0384	040A	AD 00 CO		LIM ACIA
0385	0400	29 01		AND #1
0386	040F	FO 90		BEQ MAIN
0387	0411	78		SEÍ
0388	0412	AD 01 CO		LIW ACIA+1
0389	(1415	C9 1B		(MP #\$1B
0390	(417	DO 03		BNE MAIN8
0391	0419	40 FO C9		JMP MONITR
0392	(Ye!C		8alam	; INHIBIT INTERRUPTS
0393	OFFIC	A9 IC		LDA # <msg3< td=""></msg3<>
0394		20 ED 0 5		JSR MSCAUT
		AD 00 C0	main9	
0396	0424	29 01		AND #1
0397	-	EQ E9		REY) MALING
0398	0428	20 03 06		JSR CRIF
0.3 dd	04:21:	58		CLI ; ENABLE INTERRUPTS
(X4X)	$(V_{k'})$:	40 A1 03		JMP MAIN
(V _H)]	0424		;	ESCAPE -> GO TO MONITOR
(4()2	042F		;	SPACE -> STOP/START MISSION

LINE	# LOC	CODE	LINE		
0405 0406 0407	0432	AD E9 AF 49 FF 10 04		LDA TCIL2 EOR #\$FF BPL IT RQI ROR A	;6840 INTERVAL TIMER IRQ HANDLER ;READ STATUS ;NO IRQ HERE
	0437 0438	6A BO 02		ROR A BCS 1.T1MR2	;CHECK TIMER 2
	043A 043B		ITIKQI	PLA RTI	;RESTORE 'A'
0416 0417 0418 0419	043E 0441			LDA #1 STA CAOPLG FOR #SFF STA TCIT.13 PLA RCI	;40 WORD TIMER IRQ
0423	0ላላ፡ጸ 0ላላ፡ጸ 0ላላ፡8		DIGIRQ		;THE DIGITAL IRQ HANDLER GOES HERE. LL (HECK WHICH DIGITAL CHANNEL D THE IRQ, READ, AND SAVE THE DATA
0426	0448	4C 2F 04		JMP ITIRQ	;SEE IF INTERVAL TIMER IRQ

LINE	# 1.0C		CODE	LINE		
0428	044B			; . ****	REFERENCES MUST	CONSIDER THAT DATA BUS IS INVERTED *
0431	044B 044C	A 9		VIAIRQ	LLA #%00100000	; INTERRUPT FROM THE VERSATTLE INTERFACE ADAPTOR (;SAVE 'A' THEN CHECK WHICH CAUSED INTERRUPT
0433	044E 0451 0453	100			BTU LFR BNE VIAL FOR #SFF	; BRANCH IF NOT TIMER 1
	0455 0458	A9	Mr.		STA TER UM #SET	
	045A 045C 045E	85	P) AF		FOR SSEE STA TING INC CLACK	;ENABLE COUNT
0445 0445 0449 (0440)	$(V_{iG})_1$	(1)			LEM CLOCK CMP STOPIM BCC VIA4	;CHECK FOR STOP-TIME
(KKK)	OAPC OAPC	A9 8D	F9 10		LDA #395G14 STA ERRPTR	; 'SIOP-TIME'
(¥4;5 (¥4;7	(Vibit 04/2		83 09	VIA4	JMP FURMSG PLA	
0.448		40			KU	
0450 045 <u>1</u> 0452	0476			VIAI VIA2	BVC TIME1 1.0A #%00000010 BTT 1FR	; BRANCH IF TIMER!
	(¥₽7B (¥₽7D	FO	45	VIA3		;BRANCH IF END OF CONVERSION IRQ ;SEE IF DIGITAL IRQ
0457		A9 49			1DA #%01000000 FOR #\$FF	
(458 (459 (460	(MR/	-80 -98 -48	FD AF		STA LFR TYA IMA	;CLFAR TIMER! IRQ FLAG ;SAVE 'Y' & 'X'
(461	(F)89	11A 48			AXT' AITI	
(Yı64 (Yı65	048B (48D	Д6 30)			LDX NORMS BML TONES	;SET UP INDEX 'X'
(Yıbb (Yıb7 (Yıb8		6A 190		TUNT TONT1	DEC (YOUNIV,X BEQ TCME2 DEX	
(V _I 69 (V _I 70	(Xt2)6 (Xt2Xt	10 68	F 9	TUNT5	BPL TONT	; RESTORE 'X', 'Y', & 'A'
(KH) (KH)2 (KH)3	04:97 (4:98 (4:99	AA 68 AB			ፕልሂ ባኔል ፕልሂ	
0474		63 40			14.A 1801	
		24 10	OD	TCNT2	BIT ADBUSY BIT TONTS	;GO START A/D CONVERSION
(1479	0,40	Λ9	80		TJW #%10000000	

LINE	# LOC	CODE	LINE	
0480 0481 0482	04A2 04A4 04A6	15 14 95 14 BD FC 10	ORA CHANLS,X STA CHANLS,X TONT4 LIM COUNTP,X	;SET NEED A/C CONVERSION FLAG THIS CHANNEL
0483 0484	04A9 04AB	95-24 DO E6	S'IA COUNTY, X BNE TCNT1	RESET TIMER COUNTER THMS CHANNEL
0486 0487 0488 (489 0490 6491 0492	04AD 04AE 04B0 04B2 04B4 04B6 04B9	8A 09 80 85 08 85 14 49 FF 8D FO AF 20 EB 07	TCMT3 TXA ORA #%10000000 STA ADBUSY IJM CHANLS,X EXR #SEF STA PORTB JSR RUFTME	;SET BUSY FLAG ;START A/D THIS CHANNEL ;START A/D CONVERSION
0493 (4494	0/abc 0/abr	20 06 08 40 A6 04	JSK RDI'IMI JSR RDI'IMI JMY 'ICNI'4	;SAVE THE TIME OF CONVERSION FOR THIS CHANNEL

LINE	# LOC	CODE	LINE		
0496	0402		;*****	END OF A/D CONV	ERSION INTERRUPT *****
0498	04C2	98	EOCIRQ	TYA	;SAVE 'Y' AND 'X'
	04C3	48		PHA	
-	0404	8A		TXA	
0501	O4C5	48		PHA	
0502	0406	A5 08		11W ADBUSY	
0503	0403	85 46		STA KEPNDX	;SAVE FOR LATER USE
	OVCA	29 OF		AND #\$OF	CITE A D. COMPENSION TATORY OV
	04CD	AA AD FI AF		TAX	GET A/D CONVERTION INDEX 'X'
	(MHM)	707 FT AF 49 FF		LIA PORTA FOR #\$FF	GET A/D VALUE
	04D2	95 CA		STA THSVAL,X	
	()4i)4i	A6 06		LDK NORMLS	
	0406	B5 14	EOC1	UM CHANLS,X	;SEE IF ANY CHANNELS NEED A/D SERVICE
	(V+1)23	30 09	13001	BMT EOC2	CO START A/D CONVERSION
	WHY	CV		DEX	,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
	OVENE	10 F9		BPL EOCI	
		A9 00		Π Ν #0	
		85 08		S'TA ADBUSY	;CLFAR A/D BUSY
05H	04e.1	FO 14		BEQ EXX	;ALWAYS - CO SERVICE DATA
0519	(VH:3	29 7F	EOC2	AND #\$7F	;CLEAR A/D REQUEST FLAG
	(M+15.5)	95.14		STA CHANLS,X	, ==== (
0521	(V,107	49 m		DOR #\$PF	
0522	(Myse	おり PO AF		STA PORTB	;START A/D CONVERSION
a623	$(\mathcal{A}_{t} \cdot) C$	20 EB 07		JSR_ROTIME	;SAVE THIS CONVERSION'S SAMPLE TIME
0524	$\mathcal{O}_{\mathcal{U}}\mathcal{F}$	20 06 08		JSR ROTEM!	
0526	O4+2	8A		TXA	;SET UP ADBUSY FLAG
	(K++3	09 80		ORA #%10000000	total or restrict reso
	(V) 12th	85 08		STA ADBUSY	
	(Vs#7	20.1% 08	EOC3	JSR KORP	;DETERMINE IF TO KEEP THIS DATA - USES 'KEPNDX
0530	OGA	68		PLA	
	$QV_{4}FH$	\mathcal{M}		TAX	; RESTORE 'X' , 'Y' , AND 'A'
6532	$(\mathbf{r}_{i},\mathbf{r}_{i})$	tits.		$\operatorname{Id} V$	•
333	$(\mathcal{W}_{F}(\mathcal{P}))$	\mathcal{A}^{ij}		'l'AY'	
	(Mayra	68		1nM	
6535	(Y_{ij}) is	41		1661	


LINE # LOC CODE	LINE	
0537 0500	;******** SUBROUT	TNES *******
0539 0500	ACTIV	SORT ACTIVE ANALOG & DIGITAL CHANS
0541 0500 A0 00 0542 0502 A2 0F 0543 0504 BD 5D 11 0544 0507 F0 0E	ACTIV4 LIM CRATE, X	;MAKE LIST OF ACTIVE CHANNELS
0545 0509 99 FC 10 0546 050C BD 7D 11 0547 050F 99 6D 11 0548 0512 8A 0549 0513 99 14 00 0550 0516 CB	LIM STORCE,X STA METHOD,Y TXA STA CHANLS,Y DNY	;SAVE COUNT
0551 0517 CA 0552 0518 10 FA 0553 051A 88	ACTIV5 DEX BPL ACTIV4 DEY	; BRANCH IF NOT DONE
0554 055B 84 06	STY NOINLS	;SAVE NUMBER OF ACTIVE CHANN'LS
0556 0510 A2 03 0557 051F A0 00 0558 0521 BD 59 11	1.DX #3 1.DY #0	;MAKE A LIST OF ACTIVE PORTS
9559 0524 F0 08 0560 0526 99 55 11 0561 0529 88	ACTIVO LIM PORTBE,X BER ACTIVO STA PRATE,Y TEA	; BRANCH IF PORT NOT ACTIVE
0562 052A 99 FA 00 0563 (5525 05 0564 0525 0A	STA PORTS, Y INY ACTIVE DEX	;SAVE PORT INDEX
9565 0528 16 19 9566 0531 88	BCL ACTIV6	; BRANCH IN NOT DONE
0567 0532 84 07	STY NPORTS	;SAVE NUMBER OF ACTIVE PORTS
9569 0534 A9 00 0570 0536 80 E7 10 0571 0539 A6 06 0572 0538 A4 06 0573 0530 88 0574 0536 30 49	ACTIVI UM #0 STA ATEMP LDX NOINES LDY NOINES DEY	SURT ACTIVE CHANNELS RESET EXCHANGE FLAG
- 0575 - 0540 - KD FC 10 - 0576 - 0543 - N9 FC 10 - - 0577 - 0545 - 90 - 88	ACTIVE THA COUNTY, X	THE DI LOTTE
0578 0548 F0 36	BAY: ACTIVI BBQ ACTIVI	; BRANCH IF LESS THAN OR EQUAL TO
0580 0564 80 E7 10 0581 0560 89 FC 10 0582 0550 90 FC to	SIA ATEMP IJW (YUNYIP, Y SIA (YUNUP, X	17kg Aven to
9583 9553 Ab E7 10 9584 9556 99 FC 10	DW ATEMP STA COUNTRY	;FXCIANGE X & X-]
0586 0559 BD 60 11 0587 0550 80 E7 10 0588 055F 89 60 11 0589 0562 90 60 11	IJA METHOD,X STA ATEMP IJA METHOD,Y	
0590 0565 A0 E7 10 9591 0568 99 60 [1	STA METHOD, X IJA ATTAIT STA METHOD, Y	

LINE	# LOC	CODE	LINE	
0593	056В	B5 14		LIM CHANLS,X
0594	056D	8D E7 10		STA ATEMP
0595	0570	B9 14 00		LIM CHANLS,Y
0596	0573	95 14		STA CHANLS, X ; EXCHANGE THESE
0597	0575	AD E7 10		AM ATTMP
0598	0578	99 14 00		STA CHANUS,Y
0599	057B	A9 197		AJM #SPF
0600	0570	8D E/ 10		STA ATEMP ;SET FLAG SHOWING EXCHANGE OCCURRED
0601	0580	CA	ACTIV3	DEX
0602	0581	88		DEY
0603	0582	to BC		BIPL ACTIVE ; BRANCH IF NOT DONE THIS TIME
0604	0584	AD E7 10		IN VUME
0605	0587	DO AB		RNE ACTIVI ; BRANCH IF EXCHANGE FLAG SET
0607	0589			* SORT DIGITAL CHANNELS ****
0608	0589	A9 00	ACTIV9	ATT 40
0609	058B	8D E7 10		STA ATEMP
0610	058E	A6 07		LIX NPORTS
0611	0590	A4 07		LOY NEORIS
0612	0592	88		D ₀ Y
0613	0593	30 37		KMI VCLIAS
0615	0595	BD 55 11	ACTIVA	LIM PRATE,X
0616	0598	119 55 11		CMP PRATE, Y
0617	0598	90 26		BCC ACTYVB
0618	0599	10 24		BEQ ACTIVE
0619	059ศ	80 E7 10		STA ATHMP
0620	05A2	89 55 11		LIM PIMTE, Y
0621	05A5	90-55-11		STA PRATE, X
0622	05A8	AD E7 10		TW VIDMS
0623	05AB	99 55 11		STA PRATE, Y
0624	05AE	85 FA		LIM PORTS, X
0625	05190	80 E/ 10		STA ATUMP
04526	0533	B9 FA 00		IN PORIS, Y
0627	0536	95 FA		STA PORTS,X
0628	05128	AD E7 10		LIM ATEMP
0629	05194	99 FA 00		STA PORTS, Y
0630	- ()586 - 6500	A9 FF		IJA #SFF
0631	()5(1) - ()5(1)	8D E7 10	A CENTERD	SIA ATIMP
0632	0503	\mathcal{C}_{λ}	ACTIVB	
0633	0564	: 83 - 14 - 492		DEY
0634	(15C5)	10 CE		BIT, ACTIVA
(1635	0507	AD E7 10		IJW ATIMP
0636	05CA	DO BD	AZTOTER)	RNE ACTIV9
()637	O'xX)	60	ACTIV8	- KIS

LINE	# LOC	CODE	LINE		
0639	05CD	4C FO C9	DUMP	JMP MONTTR	; DUMP BUBBLE
0641	0500		INIT		; INITIALIZE THE SYSTEM AFTER RESET
		A9 4B	TMII	LDA # <viairo< td=""><td>; SET UP IRQ SYSTEM-65 VECTOR</td></viairo<>	; SET UP IRQ SYSTEM-65 VECTOR
		8D 1D C4		SIA \$C41D	, one or my stored by violog
		Λ9 04		LIM #>VIAIRQ	
0645	05ט7	8D 1E C4		STA \$C41E	
		A9 00		LJM #0	STOP ALL TIMER IRQ'S
		49 FF		FOR #SFF	DIGINAL IN THE
		8D FE AF A9 01		STA UR UM #1	;DISABLE VIA IRQ
		49 FF		BR #SFF	
		8D E9 AF		SIA TUTL2	;DISABLE INTERVAL TIMER IRQ
		8D F8 AF		STA TCTL13	The state of the s
0655	05EB	60		RIS	
0657	05EC	60	SLFTST	RTS	;DO SYSTEM SELFTEST
0.55	.				
0659	05ED	20 03 06		JSR CRLF	;OUTPUT A MESSAGE - ZERO PAGE ADDRESS IS IN
		8D 06 C6 A9 10	MSGOTT	STA \$C606 LIM #>MSGI	
		8) 07 C6		S'IA \$C607	
		20 39 DA		JSR RKEP	;MONITOR RKEP SUBROUTINE
0664	05FB	60		RIS	,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
144.	116 (10)		CHARLAI		
- 0666 - 0667		20 DC D1	GETVAL	1CD DEAD	GETS A VALUE FROM CRT PUTS IN 'A'
	05#F	20 Cl D2		JSR READ JSR OUTPUT	MONITOR READ SUBROUTINE
0669		60		RIS	
0/ 11	0400				
0671		<i>t.</i> Q	CRLF.	1214	OUTPUTS A CARRIAGE RETURN & LINE FEED TO CRT
	0603 0604			PHA TXA	
0674		0A 48		ITIA	
	0606	20 F1 D0		JSR CRLOW	MONITUR CRIOW SUBROUTINE
	0609			PLA	y manufact sector by mino 4.22 Md
0677	()6(A	AA		TAX	
0678	OSOB	-		PLV	
0679	060C	60		RIS	
0681	0600		TUHEX		;CHANGES 'A' IN ASKII TO A HEX VALUE IN 'A'
0682	060D	20 06 D3	2.5-11-1	JSR HEX	MONITOR SUBROUTINE
0683	0610	60		RIS	•

LINE	# LOC	CODE	LINE	
0685	0611		SPACES	OUTPUIS 'A' SPACES TO CRT
		8D 37 11		A SONT
0687		A9 20		A #\$20
0688	0616	20 Cl D2	JSI	R CUTPUT ; MONITOR SUBROUTINE
		CE 37 11	DE	CSCNT
		DO 140		E SPI
0691	06 LE	60	KD	S
0693	061F		CHEX2	; READS TWO CHARACTERS FROM CRT -> HEX IN 'A'
0694	061F	20 DC D1	JSI	R READ ; MONITUR READ SUBROUTINE
		20 Cl D2		R (WIPUT
		20 06 D3		R HEX ; MONITOR HEX SUBROUTINE
0697		20 50 D3		R LEFT ; MONITOR LEFT SUBROUTINE
		29 FO		D #\$PO
		80 37 11		A SCAL
6701		20 DC D1 20 C1 D2		R READ ; MONITOR READ SUBROUTINE
		20 Of D2 20 06 D3		R CUTPUT R HEX :MONITOR HEX SUBROUTINE
		20 00 05 29 OF		D #SOF
		0p 37 11		A SCAT
	0638		RU	
	0 10			-
	0.0			
	063F	00 (%) 110	OUTHEX	;OUTPUIS TO ORT THE HEX VALUE OF THE "A"
	063F			R NUMA ; MONITOR SUBROUTINE
0709	0642	60	RE	5
	0643		BUBLEO	; INITIALIZES BUBBLE & RAM BUFFER
0/12	0643		;SIMPLE R	OUTINE TO ZERO BUFFER
0714	0643		LOC =	¢k
		AD 1F 11		A BUFFER
		85 06	_	A LOC
		AD 20 11		A BUFFER+1
0718	064B	85 07	STA	A LOC+!
0719	()(y/+D)	A2 00	LJY	x #0
0.701	0(1)		.mma zon	WILL BELLET, FOR SOLET A VALUE OF O
	064F		•	SECUTIVE MEMORY LOCATIONS
		A9 00		Λ #\$0
0723	0 0.ΣΕ	81 06	511	A (10C,X)
0725	0653		; INCREMEN	T POINTER "LOC"
0726		A5 06	•	A 1.00
0727	(Xo55	18	CLO	
0728	0656	69 01	AD	C #1
9729	0658	85 06		A 1700
0730	0654	A5 07		A 1,0C+1
0731	065C	69 00		C #0
0732	(¥65E	85 07	STA	A LOC+I
0734	0660	Δ5 06	LIM	A 1.OC
	0662			P #0
0731	CHICHA	いえいひ	CMI	i h U

LINE # LOC	CODE	LINE	
0736 0664 0737 0666 0738 0668 0739 0668 0740 0661 0741 0661	A5 07 CD 1E 11 90 E2 FO E0	BNE LOOP LDA LOC+1 CMP LSTBLK+1 BCC LOOP BBY LOOP RTS	
0743 0670 0744 0671		WRBHDR RTS RDBHDR RTS	;WRITES BUBBLE HEADER INFO - PARAMETERS ETC. ;READS BUBBLE HEADER INFO & PARAMETERS
0746 0672 0747 0672		TIMERS;VIA PORT B INPUT — F	INITIALIZE FOR A/D AND START TIMERS ORT A OUTPUT
- 6752 - 0677 - 0753 - 067A - 0754 - 067C	A9 8F 49 FF 8D F2 AF A9 00 49 FF	EOR #\$FF STA DDRB LIM #0 EOR #\$FF	;DISABLE INTERRUPTS ;LAST 4 BITS ARE A/D CHAN SELECT ;INVERT FOR DATA BUS
0755 - 6678 - 0757 - 0681 - 0758 - 0683 - 0759 - 0685	A9 BD 49 FF	STA DERA LIA #210111101 EDR #SEF STA PUR	; MAKE PORTA INPUT ; INVERT FOR DATA BUS
0761 0688 0762 0688 0763 068A 0764 068C 0765 068F	49 FF	; AUXILIARY CONTROL RE LIA #%11100011 BOR #SEF STA AUXCIL ; T2 CLOXED BY PB6,	; INVERT FOR DATA BUS ; TI OUT ON PB7, TI=CONTINUOUS
- 0767 - 068F - 0768 - 068F - 0769 - 068F - 0770 - 068F - 0771 - 068F		$ \begin{array}{ccc} 1 &= CA1 \\ 2 &= CB2 \end{array} $	FLAG REGISTER BIT 4 = SHIFT REG 5 = T? TIMEOUT 6 = T! TIMEOUT 7 = ANY PRQ
0773 068F 0774 0691 0775 0693 0776 0696 0777 0699 0778 0698 0779 0699 0780 0660	49 FF	LDA #%11100010 BOR #\$FF STA FFR STA LFR LDA #\$FF BOR #\$FF STA TELL STA TELL	; INVERT FOR DATA BUS ;CLFAR IRQ FLAGS ;START TIMERS FOR MISSION
0781 C6A3 0782 C6A6 0783 O6A9 0784 C6AC 0785 C6AF	Ab 3F 11 80 F6 AF Ab 40 11 80 F5 AF 60	UM DESTIM STATEFIA FIN DESTIMAT STATEFI RTS	GET SYSTEM DELTA THME



LINE # LOC CODE LINE

0789 0680 ;******* WRITE SYSTEM BUBBLE REGISTERS ******* 0790 0680 20 AF 87	
0791 06B3 AD 00 B8 LIM PA 0792 06B6 F0 03 BEQ RUNITI	
0792 0686 FO 03 BRQ RUNITI	
0793 0618 4C 68 BO JMP \$B068 ;SYSTEM ERROR ROUTINE	
0794 0688 A9 D4 RUNITI LDA #\$D4 ;LOAD CANCEL COMMAND	
0795 06RD 20 DC B7 JSR SEND	
0797 0600 A9 BF LDA #\$BF ;LOAD RCM REGISTERS COMMAND	
0798 06C2 20 DC B7 JSR SIND	
0799 06C5 AO OO LDY #0	
0800 0607 B9 13 11 RUNITZ LDA REGSTR,Y	
0801 06CA 20 DC B7 JSR SEND	
0802 06CD C8 INY	
0803 06CF. CO 09 CPY #9	
0804 0600 90 F5 BCC RUNIT2	
0806 06D2 20 AB B7 JSR PAOUT SET UP FOV WRITE TO BUBBLE	
0807 06D5 AD 01 B8 LDA CRA	
0808 0608 09 10 ORA #\$10	
0809 O60A 8D 01 B8 STA CRA ;CLEAR BUSY DETECTOR	
ones com on the six out summer that building	
0811 06DD 20 C9 0B JSR LNKALL ;LINK ALL OF BUFFER AREA	
0813 06EO A9 00 1DA #0 ; RESET COUNTERS	
0814 06E2 8D 0D 11 STA TOTAL	
0815 06E5 8D 0E 11 STA TOTAL+1	
0816 06E8 8D 0F 11 STA TOTAL+2	
0818 06EB 8D 3D 11 STA C40	
0819 OGFE 80 FB 10 STA CLOCK	
0820 06F! 8D 36 11 STA SAVEY	
0821 06F4 8D 33 11 STA SAVEA	
0822 06F7 8D 3E 11 STA B256NX	
0823	
0824 OGEC 85 08 STA ADBUSY	
0825 OFFE 8D 1C 11 STA DMAFLG	
0826 0701 8D 2B 11 STA NEWRON	
0827 0704 8D 2C 11 STA NPWRON+1	
0828 0707 80 20 c) STA NPWRUE	
0829 070A 80 2E 11 STA NPWRUP+1	
- 0830 - 070D - 8D 27 3 t - STA TEUTIM	
0831 0710 8D 28 11 STA TEUTIMET	
0832 0713 8D 29 11 STA TPINIM	
0833 0716 80 2A 11 STA TPDT[M+1	
0834 0719 80 23 11 STA PUTIM	
0835 0/1C 8D 24 31 STA PUTIM+1	
0836 071F 8D 21 11 STA PDTTM	
0837 0722 80 22 11 STA POTTM+1	
0839 0725 A9 00 1JW #<₩0	
0840 0727 85 34 STA POINTR	

LINE # LOC	CODE	LINE		
0841 0729	A9 BC	T.DA	#>BUFO	
	85 35		POINTR+1	
0011 070-			<i>B</i> • • • • • • • • • • • • • • • • • • •	
	A9 FF 8D 3A 11		#\$FF C40FLG	
0(H) 072F	0D 3A 11	3111	CHOPES	
0847 0732	AD 3C 11		CNT40+1	;SET UP INTERVAL TIMER - T2 FOR 40 WORD COUNT
0848 0735	49 FF		#\$FF	מאים שייירט.
	8D EC AF AD 3B 11		. T2CNTR . CNT40	;WRITE MSB
	49 FF		#SFF	
	8D AD AF		T21.CHW	;WRITE TIMER 2 LATCH
0853 0742	A9 E3		#X1110 0011	; CONTROL REG2 - ADDRESS CNTL REG 1, CLOCK T2
0854 0744	49 FF		#\$FF	;T2 = 16 BITS, T2 = 1-SHOT, T2 OUIPUT ENABLED
	8D E9 AF A9 01	S IA	TCTL2	;DISABLE ALL INTERVAL TIMER IRQ'S
	49 FF		#\$ F F	Springer wit Hilliam I there and a
0858 0740	8D E8 AF		ren13	
0859 0750	60	RTS		
0861 0751		BPWRDN		; POWER DOWN THE BUBBLE TO SAVE ENERGY
0862 0751		;		AND CALCULATE TIME BUBBLE UP
0863 0751	48	PHA		
0864 0752	A9 00	LDA		
- 0865 - 0754 - 0866 - 0756	85 0 C 78	S IA SE I	BBUSY	
0867 0757	20 EB 07		RUTIME	
0868 075A	AD 32 11		SAVAA+1	
0869 075D	8D 22 11		. PDI'IM+1	
0870 0760	AD 31 11		SAVAA	
0871 0763	80 21 11		PDILIM	
0872 0766 0873 0767	-58 -38	CLI SEC		
0874 0768	ED 23 11		PUTIM	
0875 076B	80 25 11		TIMDIF	
	AD 22 11	IJA	PDTIM+1	
0877 0771	ED 24 11		PUTIM+1	
0878 0774 0879 0777	80 26 11		TIMDIF+1	
0879 0777 08 80 0778	18 AD 25 11	OLD MIT	TIMDIF	
	6D 27 11		TPUTIM	
0882 077E	8D 27 11		TPUTIM	
0883 0781	AD 26 11		TIMDLE+1	
0884 0784			THUTTM+1	
0885 0787	8D 28 11		TPUTIM+1	
- 0886 - 078 <u>A</u> - 0887 - 078B	18 49 O1	CLC		
0888 078D	A9 01 6D 2B 11	LDA ADC	NPWRDN	
0889 0790	80 2B 11		NPWRDN	
0890 0793	A9 00	LIM		
0891 0795	60 2C 11	ADC	NPWRDN+1	
0892 0798	8D 2C 11		NPWRDN+1	
0893 0798	68	PLA		
0894 079C	60	RTS		

```
LINE # LOC
               CODE
                         LINE
0896 079D
                        BPWRUP
                                              POWER UP THE BUBBLE
0897
     079D
                                       AND CALCULATE TIME DOWN
0898 079D
           48
                              PHA
0899 079E A9 CO
                              LDA #X11000000 ;SET POWER & BUSY FLAG
                              ORA BBUSY
0900 07A0
           05 OC
     07A2
                              STA BHUSY
0901
           85 OC
0902
     07A4
           78
                              SEI
                              JSR RDTIME
0903
     07A5
            20 EB 07
0904
     07A8 AD 32 11
                              LIM SAVAA+1
0905 07AB 8D 24 11
                              STA PUTIM+1
0906
     07AE AD 31 11
                              LIM SAVAA
0907
     0781 8D 23 11
                              STA PUTIM
0908
     0714
            58
                              CLI
0909
     0785
            38
                              SEC
0910
     07do ED 21 11
                              SBC PDT1M
0911
     0789 80 25 11
                              STA TIMDIF
0912
     07BC AD 24 11
                              TIM PUTIM+1
0913
     078F
           ED 22 11
                              SRC PUTIM+1
0914
      07C2
           8D 26 11
                              STA TIMDIF+1
0915
     0705
           -18
                              CLC
0916
     0706 AD 25 11
                              LDA TIMDIF
0917
     07C9 6D 29 11
                              ADC TPDTIM
     070C 80 29 11
0918
                              STA TPOTIM
(1919)
     07CF
           AD 2A 11
                              IJA TPOTIM+1
0920
     0702
           69 26 11
                              ADC TIMDIF+1
0921
     0705
                              STA TPOTIM+1
           80 2A 11
0922
      0708
           -18
                              CLC
0923
      0709 A9 01
                              LDA #1
0924
     0708 60 20 II
                              ADC NIWKUP
0925
     07DE 80 20 11
                              STA NEWRUP
     07E! A9 00
0926
                              11M #0
0927
     07E3 6b 2E 11
                              ALC: NPWRUI+1
0928 0766 8D 2E 11
                              STA NPWRUP+1
0929 07E9 68
                              PLA
0930 07EA 60
                              RIS
                        RDITME
                                              ;SAVE TIMER VALUES THIS CONVERSION - USE 'X'
0932 07EB
0933 07EB AD F8 AF
                              LDA T2LL
                                               ;MASTER TIMER LOW
0934
     O7EE
           AC F9 AF
                              LDY T2HC
     07F1
                              FOR #$FF
                                               ; INVERT FOR BUSS
0935
           49 FF
                              FOR #$FF
0936 07F3 49 FF
                                               MAKE 2'S COMPLEMENT
0937
     07F5
                              CLC
0938
     07F6 69 01
                              ADC #1
0939
     07F8
           89 31 11
                              STA SAVAA
0940
     07FB
           98
                              TYA
                              FOR #SFF
0941
     07FC
           49 FF
0942
      O7FE
           49 FF
                              FOR #SFF
                              ADC #0
0943
      0800 69 00
           80 32 11
0944
     0802
                              STA SAVAA+1
0945
      0865
           60
                              RTS
                        RDTIM1 'IXA
0947 0806
           84
0948 0807
           OA
                              ASL A
```

LINE	# LOC	CODE	LINE	
0949	0808	A8	TAY	
0950	0809	AD 31 11	LDA SAVAA	
0951	080C	99 DA 00	SIA THSTIM, Y	
0952	080F	AD 32 11	LDA SAVAA+Î	
0953	0812	99 DB 00	STA THSTIM+1, Y	
0954	0815	F6 4A	INC COUNTY, X : INCREMENT DELTA TIME COUN	TER
0955	0817	60	2FG	

LINE	# LOC	CODE	LINE		
0957 0958	0818 0818	A5 46	KEEP LDA I	KEPNDX	; DETERMINES IF VALUE SAVED OR THROWN AWAY ; CHECK METHOD OF STORAGE
0960	081A		;BITS 2 1 0	STORAGE	METHOD
0962			; 000		D VAR. CHANGE—1 LSB
0963			; 001		D VAR. CHANGE-2 LSB
0964			; 010		CONTINUOUS—1 LSB
0965			; 011		ONTINUOUS—2 LSB
0966			; 100		ANGE—1 LSB
0967	A180 A180		; 101		ANCE—2 LSB
0969	08.LA		; 110 ; 111		SAVE THIS CHANNEL CUS
0971	081A	29 OF	AND :	#SOF	
0972	081C	AA	TAX	,	
0973	081D	BD 6D 11	LIM !	METHOD, X	
0974		29 07		#%00000111	
0975	0822	FO 22	BEQ !	MVC1	
0976	0824	C9 01	CMP i	#1	
0977		FO 22	BEQ 1		
0978	0828	C9 02	CMP i		
0979 0980		FO 6A	BEQ 1		
0981	082C	C9 03 FO 6A	CMP i		
0982		C9 07	BEQ 1 CMP =		
0983		90 03	BNE	-	
0984		4C 7E 09		CNINUS	
0985	0837	C9 04	(MP)		
0986	0839	DO 03	BNE :	×+5	
0987		40 FO 08	JMP 1		
0988		C9 05	CMP i		
0989		00 03	RNE :		
0991	- 0842 - 0845	4C F4 08 60	JMP 1 RTS	VCM2	
0771	OFFI	00	кіз		
0993		A9 01	MVC1 LIA	#1	; MODIFIED VARIABLE CHANGE STORAGE METHOD
0994		100 02	BNE I		
0995		л9 02	MVC2 1.DA 1		
0996	0840	85 FE	MVC STA	ACURCY	
0998	084E	20 9E 0 9	JSR 1	DIFF	;CALCULATE DIFFERENCE AND MAGNITUDE
1000	0851	A5 49	LIM !	MDIFF	
1001	0853	FO 3A	RHX) I	KEEP7	;SEE IF TIMER OVERFLOWED
1003	0855	C9 08	CMP i	#8	
1004	0857	90 OE	BCC 1	MVC3	;CHECK MACNITUDE OUT OF RANGE
1005	0859	C9 09	CMP i	#9	
1006	085B	90 03	BCC		
1007	0850	40: 76: 09		KEEP9	
1008	0860	A5 47		VDLFF	
1009		30 03	RMI		
1010	0864	40 76 09	JWI !	KEHP9	

LINE # LOC	CODE	LINE	:	
1012 0867 1013 0869 1014 086A 1015 086B 1016 086C 1017 086D 1018 086F 1019 0871 1020 0873	B5 4A OA OA OA OA OA A5 47 29 OF 15 4A	MVC3	ASL A ASL A ASL A ASL A ASL A ASL A STA COUNTT,X LLM VDIFF AND #\$OF CRA COUNTT,X	;CALCULATE AND OUTPUT VALUE
1022 0875 1023 0878 1024 0879 1025 087A 1026 087B 1027 087E 1028 0881 1029 0884 1030 0887 1031 0889 1032 088A 1033 088C 1034 088E	99 AB 00 B5 9A 18 65 48	кеер6	JSR SAVE TXA ASL A TAY LIM THSTIM,Y SIA LSTTIM,Y LIM THSTIMHI,Y SIA LSTTIMHI,Y LIM LSTVAL,X CLC ADC SDIFF SIA LSTVAL,X RIS	;CO SAVE 'A' INTO BUFFER 'X';UPDATE LSTVAL \$ LSTTIM
1036 088F 1037 0891 1038 0893 1039 0895	B5 4A 29 OF FO EX 60	KEEP7	lim counit,x and #\$of by; keep6 rts	;CHECK TIME OVERFLOW
1042 0898	A9 01 D0 02 A9 02 85 FE 20 9E 09	DCM1 DCM2 DCM	LDA #1 BNE DCM LDA #2 STA ACURCY JSR DIFF	;DELTA CONTINUOUS STORAGE METHOD ;GET DIFFERENCE AND MAGNITUDE
1049 08A5	C9 09 90 03		LDA MDIFF CMP #8 BOC DCM3 CMP #9 BCC *+5 JMP KEEP9 LDA VDIFF BMI *+5 JMP KEEP9	;CHECK FOR OUT OF RANGE ERROR
1057 0885 1058 0887 1059 0889 1060 0888 1061 0880 1062 088F	B5 14 29 40 10 17 B5 14 09 40 95 14	DCM3	LDA CHANIS,X AND #%01000000 BNE DC%4 LDA CHANIS,X ORA #%01000000 STA CHANIS,X	;CALCULATE AND OUTPUT VALUES ;BRANCH 1F WORD FULL ;RESET FLAG

LINE	# 1.0C		CODE	LINE			
1064	08C1	A 5	47		TIM	VDLFF	
1065	08C3	29				#\$0F	
1066	08C5	QÁ	O.		ASL		
1067		ŌΛ			ASL		
1068	08C7	ÔΛ			ASL		
1069	08C8	Q٨			ASL		
1070	08C9		6D 11			METHOD, X	
1071	08CC		6D 11			METHOD, X	
1072	08CF		78 08			KEEP6+3	
1074	08D2	55	14	DCM4	EXX	CHANLS,X	
1075	08D4	95			STA	CHANLS,X	
1076	08рь	BD	6D 11		ΠM	METHOD,X	
1077	0899	29			AND	#SFO	
1078			E8 10		STA	TEMP	
1079	08DE	BD	6D 11			METHOD, X	CLEAR OLD DELTA VALUE
1080	08£1	29			AND	#\$0F	
1081			6D 11		STA	METHOD,X	
1082		Α5				VDIFF	
		29				#\$0F	
1084			E8 10			TEMP	
1085	08ED	4C	75 08		JMP	KEEP6	
1087	0480	ΔQ	n)	VQM1	LLA	<i>#</i> 1	; VERIABLE CHANGE STORAGE METHOD
1088		DO		741		VCM	, received of George Figure
1089		Λ9		VCM2	LDA		
1090		85		VCM		ACURCY	
1091	08F8		9E 09	,		DIFF	;CALCULATE DIFFERENCE & ADJUST & MAGNITUDE
			,,		0011		, and a series of the series o
1093	08F8	Α5	49		ШМ	MDIFF	
1094	(1480	ЬO	07		BEQ	VCM5	
					•		
1096	08FF	С9			CMP	#16	
1097	0901	90	QA		BCC	VCM3	CHECK DIFFERENCE OUT OF RANGE
1098	0903	4C	76 09		JMP	KELP9	
		_		_			
1100		B5		VCM5		COUNTT,X	
1101	0908	29				#\$7F	
1102		F0	01		•	VCM3	
1103	090C	60			KIS		
1105	0000	DΚ	1.4	UCM2	T 33A	CUANTO V	
1105	090D	B5		VCM3		CHANLS,X	
1100	090F 0911	29 D0				#%01000000	
1107	0913	B5				VCM4	
1109	(915	09				#%01000000	
1110	0917	95				CHANLS, X	
1111	0919	ß5				COUNTY, X	
1112	091B		E9 10			KOUNTT, X	
1113	091E	Á5				VD1FF	
1114	0920	10				V(JMB)	
1115	0922	λ9				#\$10	
1116	0924	110			BNE		
		-				•	

LINE # LOC	CODE	LINE		
1117 0926 1118 0928 1119 092A 1120 092B 1121 092C 1122 092D 1123 0930 1124 0933 1125 0935	OA OA OA 1D 6D 1 9D 6D 1	L	LDA #0 CRA MOIFF ASI. A ASI. A ASI. A CRA METHOD, X STA METHOD, X IJA #0 STA COUNTT, X JMP KEEP6+3	
1128 093A 1129 093C 1130 093E 1131 0941 1132 0943 1133 0944 1134 0947 1135 0947	95 14 BD 6D 1 29 F8 OA BD E8 10 BD E9 10 90 02)	EOR CHANLS,X STA CHANLS,X LJA METHOD,X AND #SF8 ASL A STA TEMP LJA KOUNTT,X BOC VOM6	
1136 0940 1137 094E 1138 0951 1139 0953 1140 0956 1141 0959 1142 0958 1144 095F	20 C6 09 A5 49 00 E8 10 20 C6 09 B5 4A 24 47 10 02)	ORA #\$80 JSR SAVE LIA MOLET ORA TEMP JSR SAVE LIA COUNTT,X BIT VOLET BPL VCM7 ORA E\$80	
1145 0964 1146 0964 1147 0966 1148 0969	20 C5 0 A9 00 90 59 10 95 4A)	JSR DAVE DAVID STA FOUNTT, X STA OVENTE, X	DINTER CAMES DALING
1150 096B 1151 096E 1152 0970 1154 0973		!	MA METHOD, X AND ASA STA METHOD, X JMT KEEP6+3	;RESET SAVED VALUE
1156 - 0976 1157 - 0978 1158 - 0978	A9 A1 80 F9 10 40 83 09		TIM #SMSCP STA FERRITY JMP FERMEN	;DATA RANGE FIRROR
	4C 06 0º		X, IAVERT ALL JMP SAVE	;SUBROTTINE TY) HANDLE CONTINUOUS STORAGE
1163 0983 1164 0984 1165 0986 1166 0988	A5 OC 29 40 FO O7	ERRMSC	FUM BHUSY AND #\$40 BHQ FRT	; FERRUR MESSAGE - UPLATE TIMERS & HALT PROGRAM
1167 098A 1168 098D	20 51 0) 78	•	JSR BEWRDN Stat	; UPDATE POMERD UP TIMES

LINE #	LOC	CODE	LINE		
1170 0		C 95 09 O 9D 07 8	ER1	JMP ER2 JSR BPWRUP SEI	;UPDATE POWERED DOWN TIMES
1174 0	998 2	D F9 10 0 ED 05 C F0 C9	ER2	LIM ERRPTR JSR MSCOUT JMP MONITR	
1178 0		8 5 CA 5 9A	DIFF	SEC LDA THSVAL,X SBC LSTVAL,X	;CALCULATE DIFFERENCE AND MAGNITUDE VALUES
1180 0 1181 0 1182 0)9a3 8)9a5 8)9a7 1	5 48 5 47 0 05		STA SDIFF STA VDIFF RPL DIFFI	;SAVE DIFFERENCE
1184 0		8 9 FF 9 01		CLC EOR #\$FF ADC #1	
1187 0	9 A E 8	5 49	DIFF1	STA MOLFF	;SAVE MAGNITUDE OF DIFFERENCE
1190 0	982 C	5 FE 9 02 0 0F		LDA ACURCY CMP #2 BCC ADIFFI	;ADJUST DIFFERENCE & MAGNITUDE
1193 0	988 3	4 47 0 01		BIT VDIFF RMI *+3	;SET CARRY IF NEGATIVE
1195 0		8 6 47 6 49		CLC ROR VOLFF LSR MOTEF	
1198 0	901 2	5 48 9 M: 5 48		LDA SDIFF AND #\$FE STA SDIFF	
	9C5 6		ADIFF1		

LINE #	LOC	CODE	LINE		
1204	09C6 09C9	8E 34 11 8C 36 11 8D 33 11	SAVE	STIX SAVEX STIY SAVEY STIA SAVEA	;SUBROUTINE TO SAVE 'A' IN BUFFER BLOCK X ;SAVE REGISTERS
1206	09CF	A9 10		LDA #\$10	CHECK FOR DIGITAL CHANNEL
		2C 34 11 b0 3b			; BRANCH IF DIGITAL CHANNEL
1211	09D7			TXA ASI. A TAX LJY CCHBLK,X STY POINTR LDY CCIBLK+1,X STY POINTR+1 LDX SAVEX LDY CRKPTR,X LDY CRKPTR,X LDX SAVEA STA (POINTR),Y	GET INDIRECT ANALOG POINTER
$\frac{1217}{1218}$	09E1 09E4	AE 34 11 B4 36		LDX SAVEX	GET OFFSET
1219 1220	09E6 09E9	Ab 33 11 91 34		LIM SAVEA SIM (POINTR),Y	;SAVE DATA
1222 1223	09EB 09EC	CB		UNY CPY UBKSZ1 BCS SAVE2	CHECK THIS BLOCK OVERFLOWED
1226	09F1	94-36	SAVE1	STY CEKPTR,X	;UPIATE OFFSET POINTER
	09F3 09F6	AC 36 11 60		LIJY SAVEY RTS	RESTORE REGISTERS AND RETURN
1232 1233 1234	09FA 09FB 09FC	8A 0A AA		TXA AS). A TAX	;GET ANOTHER BLOCK ALLOCATED
1236 1237 1238 1239 1240	09FF 0A02 0A04 0A06 0A07	91 34 95 7A 08 A5 11		LIM NEWBLK LDY UBKSZI STA (POINTR),Y STA CCIBLK,X LIM NEWBLK+1 STA (POINTR),Y	; LINK BLACKS ; UPTATE CURRENT BLOCK POINTER
1242 1243 1244	0A08 0A0D 0A10	95 7B 20 63 0A 40 F1 09		INY LEW NEWBLK+1 STA (POINTR),Y STA COIBLK+1,X JSR WRHDR JMP SAVE1	;WRITE BLACK HEADER
1246 1247 1248 1249 1250 1251 1252 1253 1254 1255	0A13 0A14 0A16 0A19 0A1A 0A1B 0A20 0A23 0A25 0A28	29 03 80 35 11 0A AA 80 49 11 85 34 80 4A 11 85 35	SAVE4	TXA AND #\$03 STA SAVX ASL A TAX LIM CPBLK,X STA POINTE LIM CPBLK+1,X STA POINTE+1 LIM STA POINTE+1 LIM SAVX LIM UBKPTE,X	;THIS IS A DIGITAL CHANNEL.

LINE :	# LOC	CODE	LINE			
1257 1258	0A2B 0A2C	A8 AD 33 11		TAY	SAVFA	
1259	0A2F	91 34		STA	(POINIR),Y	;SAVE DIGITAL CHANNEL DATA ;CHECK BLOCK OVERFLOW
1260	0A31	C8		LNY		
1261	0A32 0A35	© 2F 11 80 0E		CPY	UBKSZ1 SAVE6	CHECK BLOCK OVERFLOW
1202	CALS)	20 00		טטט	2217120	
1264	0A37	98	SAVE5	AYľ		
1265	0A38	9D 51 11		STA	PBKPIR,X	
1266	OABB	9D 51 11 AC 36 11 AD 33 11		LDY	SAVEY	
1268	0.041	AE 34 11		LDX	SAVEX	
	044	60		RIS		
1021	0.77	20.11.01	O LLTTY		D11111 G	
	0A48	20 A4 QA	SAVEO	JSK TXA	BLKALC	
	0A49	OA OA		ASL	Α	
197/	$\Omega \Lambda / \Lambda$	A A		TY A'T'		
1275	OA4B	Λ5 10		$\mathbf{M}\Pi$	NEWBLK	
1276	9A4D	AC 2F 11		Lix	UBKSZ1	
1277 1278	08.52	A5 10 AC 2F 11 91 34 90 49 11		STA	(POINIK),Y	
1279	0A55	C8		INY	O. M. K.	
1280	0A56	A5 11		MLI	NEWBLK+1	
1281	0A58	91 34		STA	(POINTR),Y	
1282	しんかん	9D 4A 11		STA	CPBLK+1,X	
1284	0A60	4C 37 OA		JMP	SAVES	
		9b 49 11 C8 A5 11 91 34 9b 4A 11 20 63 0A 4C 37 0A				
1286	0A63	AO 00	WRHDR	LDY	#0	;WRITE BLOOK HEADER DATA ;CHECK ANALOG OR DIGITAL
1287	0.465	AD 34-11 29-10		ΓDV	SAVEX	CHECK ANALOG OR DIGITAL
128 8 1289		29 10 FO 11			#\$10 WRHDR1	
1209	ONW	FO 11		DLY	DKIDIW	
1291	0A6C	AE 35 11		XCLI	SAVX	;DIGTTAL CHANNEL
				I'IM	PORTS,X	
	0A71 0A73	29 03 09 10		AND		
		91 10		STA	#\$10 (NEWBLK),Y	
		09-80			#\$80	
	0A79	91/34				;FIAG LAST BLOCK FULL
1298		C8 -60		INY		
1299	0A/C	O()		RIS		
1301	0A7D	AE 34-11	WRHDR1	IJX	SAVEX	;ANALOG CHANNEL
1302	080	B5 14			CHANLS,X	
1303	0A82	29 OF			#SOF	
1304 1305	0 A84 0 A 86	91-10 09-80			(NEWBLK),Y #\$80	
1306	OAK8	91 34				FLAG LAST BLOCK FULL
1307	MKAD	C 8		INY	,,	-
1308	OASB	84		AXT		
1309	₩C.	OA		ASI.	Α	

The second secon

LINE	# LOC	CODE	LINE		
1311 1312 1313 1314 1315 1316 1317 1318 1319 1320 1321	0A94 0A95 0A97 0A9A 0A9C 0A9D	B5 DA 91 10 B5 DB c8 91 10 AE 34 11 B5 CA c8 91 10 AD 33 11 c3		TAX LUA THSTIM,X STA (NEWBLK),Y LUA THSTIMHI,X ENY STA (NEWBLK),Y LUX THSVAL,X ENY STA (NEWBLK),Y LUX SAVEX LNY LUX SAVEX LNY LUX SAVEX	
1324 1325	0AA4 0AA4		BLKALC		; BLOCK ALLOCATE ; DELINK A BLOCK, IF 80% BUFFER FULL SET FLAG
	0AA4 0AA6	C6 OD 30 28		DEC NLINK BMI BLKALI	;CHECK LINK EMPTY
1331 1332		A5 0E 85 10 A5 0F 85 11		13A (T. 15K (C.A. 15 15K+1 (C.A. 15 15K+1 (C.A. 15A)5 K+1	;ASSICN A NEW BLOOK
1335 1336 1337 1338 1339 1340	ΘΑΒ4 ΘΑΒ5 ΘΑΒ7	A0 00 81 10 85 0E C8 81 10 85 0E		ETY #0 TIM (NEABUK),Y STA TLINK TOY LIM (NEWBIK),Y STA TLINK+1	;DEJ.INK BLOCK
1342 1343 1344		A4 0b cc 0c 11 80 07		LDY NLINK CPY N80 BCS BLKAL2	;CHECK 80% BUFFER FULL ;BRANCH IF NOT FULL
	0AC4 0AC6	A5 OC 09 20 85 OC 60	1	LDA BERISY ORA #%00100000 STA BBUSY RTS	;SET BUFFER 80% FULL FLAG
(390 !351 1352	OAC9 OACB	A5 OC 29 DF 85 OC	BLKAL2	LIM BRUSY AND #211011111 STA BRUSY RTS	;CLEAR 80% FLAG
1356	OAD2	A9 AF 80 F9 10 40 83 09		IDA # SMS GEL STA FRRPTR JMP FRRMSG	; RAM DEPLETED
	ОДОВ		LLNK		;ADD A BLOCK TO THE LINK - INCREMENT THE LINK COUNT
1361 1362		AO OO AS OE		LDA TLINK	

LINE	# LOC	COL	E LINE			
1363	QADC	91 12	STA	(OLDELK),Y		
1364	OADE	C8	INY	·		
1365	OADF"	A5 0F	1TM	TLINK+1		
1366	OAE I	91 12	STA	(OTDBIK)'A		
1367	0AE3	A5 12	ITIM	OLDBLK		
1368	OAE5	85 OE	STA	TLINK		
1369	OAE7	A5 13	A(L)	OLDBLK+1		
1370	OAE9	85 OF	STA	T'L LNK+1		
1372	OAEB	E6 0D	INC	NLINK ;CHE	OK 80%	BUFFER FULL
1373	OAED	100 CC	BNE	BIKAL3		
1375	OAEF	60	KIS			

LINE # LOC	CODE	LINE	
1377 OAFO 1378 OAFO	8E 39 11	BUBBLE STX BSAVX	;PUT LINKED LIST, ADDRESSED BY (CURBFA) INTO BUBBLE
1380 OAF3 1381 OAF5 1382 OAF7 1383 OAF9 1384 OAFB 1385 OAFD 1386 OAFF	A0 00 84 09 B1 0A 30 28 A9 10 24 00 FO 11	BUBLE1 LDY #O STY BUBNDX LDA (CURBFA),Y BMI BURLE2 LDA #\$10 BIT BRUSY BEQ BUBLE7	; ZERO BUBBLE INDEX ; CHECK BLOCK FULL ; BRANCH IF BLOCK FULL ; CHECK FOR DIGITAL CHANNEL ; BRANCH IF ANALOG CHANNEL
1394 080C	A8 A5 0A 99 41 11	TAX ASL A TAY LIM CURBEA STA PBFADD,Y LIM CURBEA+1 STA PBFADD+1,Y RTS	;UPLATE DIGITAL CHAN POINTERS & RETURN
1400 0815 1401 0816 1402 0817 1403 0818 1404 081A 1405 0810 1406 081F	AA OA A8 A5 OA 99 5A OO	GUPDATE ANALOG CHAN PEUBLET LIM BSAVX TAX ASL A TAY LIM CURBEA STA CBFADD, Y LIM CURBFA+1 STA CBFADD+1, Y RTS	; RESTORE X ; UPLATE POINTERS AND RETURN
1414 0831 1415 0833	2C 1C 11 10 09 AD 00 B8 20 3D B7 8D 1C 11 A4 09 AE 3E 11	BUBLE2 BUT DMAFLG BPL BUBLE6 LIM PA JSR WATTB STA DMAFLG BUBLE6 LDY BUBNDX LDX B256NX	;WAIT FOR DMA OVER & CHECK ERROR
1417 0B36 1418 0B38 1419 0B3B 1420 OB3E	BL OA 9D 00 BC EE 3E 11 DO 18	BUBLES UM (CURBEA),Y STA BUFO,X INC B256NX BNE BUBLEA	;SAVE WORD IN BUBBLE OUTPUT BUFFER
1422 0840 1423 0840 1424 0843 1425 0845 1426 0848 1427 0848	20 AB B7 A9 48 20 IX: B7 A9 FF 80 IC 11	;START SYSTEM-65 UMA JSR PAOUT LIM #\$48 JSR SEND LIM #\$EE STA UMAFIG	;SEND WRITE COMMAND
1428 0840 1430 0850 1431 0853	20 DC B7 AD 01 B8 09 10	JSR SETID LIM CRA CRA #S10	;SEND EXECUTE COMMAND

LINE	# LOC		COL	Œ	LINE			
1432	0R55	Яħ	01	RR		STA	CRA	CLEAR BUSY DETECTOR
								, and a solution
1434	0B58	EE	3D	11	BUBLE4	INC	C40	
1435	0858	AD	3D	11		ITDA	C40	; BRANCH ON LESS THAN
1436	ORDE	C9	28			CMP	#40 min 55	- DO ANGEL ON LEGG BYTAN
1437	OBOO	90	31			BCC	BUBLES	BRANCH ON LESS THAN
1439	0B62	۸9	00			LDA	#0	; RESET COUNTER
1440	01364	8D	3D	11		STA	(240)	; RESET COUNTER
1441	0867	18	Δ.,			CLC	CT - ST -	
1442	01908	AD	20	ΤT		LUA	TULAL	CHECK FOR BUBBLE FULL
1777	OBOB	60	20	11		AUG	#40 '1991'AT	
17/75	OBOD 0870	- AQ	00	11		TIM	#O	
1/4/6	0870 0872	60	OE.	11		AIX?	TYTALAI	
1447	0875	80	OE	11		STA	TYTTAL+1	
1448	0878	Α9	00			LIM	#0	
1449	087A	6D	0F	11		ADC	TOTAL+2	
1450	0B7D	8D	0F	11		STA	TOTAL+2	; CHECK FOR BUBBLE FULL
			• •					
1452	0880	(1)	12	11		CMP	FTOTAL+2	
1453	0183	90	1C			BCC	FTOTAL+2 BUBLE5 IMSG TYTAL+1 FTOTAL+1 BUBLE5 IMSG	
1766	0883	LOU	17			RNE	IMSG DVVDAT 4.1	
1/156	OBBA	- KD	11	11		CMD	TATATAT	
1457	CHORD	90	17	11		REE	RIBLES	
1458	OBSE	no.	ÚK.			RNE	TMSC	
1459	0891	ΑĐ	00	11		LDA	TOTAL	
1460	0594	CD	10	11		CMP	FIOTAL	
1461	0897	90	(18			BCC	BUBLE5	
1263	AROO	34	H/ '		TMRC	1 134	HOME 12	· COND_BERREE FILL
1464	OR9R	- 8D	181	10	II DO	STA	FREPTE	, STOL BODIES POLE
1465	OB9E	40	83	09		JMP	ERRMSG	; STOP-BUBBLE FULL
1467	OBAT	c 8			BUBLE5	INY		;CHECK END OF BUFFER BLOCK X ;JUMP ON 'LESS THAN'
1468	0RA 2	84	09			SIY	BUBNDX	
1469	OBA4	α c	2F	11		(TY	UBKS21	
1470	OBAZ	RO.	03	_		BCS	BUBLES	
1471	0EA9	4C	23	OB		JMP	BURLE2	; JUMP ON "LESS THAN"
1473	OBAC	Λ5	ΩA		BURLE8	ШМ	CURBFA	RETURN BLOCK TO STACK
1474		85					OLDB!K	•
	OBBO						CURBEA+1	
1476	0882	หร	13			STA	OLDBIK+1	
14/8	OBB4	в1	0A			IJŊ	(CIRBFA).Y	MODIFY BLOCK POINTERS
1479			38	11			TEMPA	•
1480	(1889)	CB				INY		
1481		81	_				(CURBFA),Y	
!48?		85					CURBFA+1	
1483	OBBE	AD)	38	11		IIM	TEMPA	

LINE	# LOC	∞	DE	LINE			
1484	OBC1	85 QA			STA	CURBFA	
1486	ОВСЗ	20 D8	OA.		JSR	LINK	;LINK THIS BLOCK INTO STACK
1488	OBC6	4C F3	OA.		JMP	BUBLE1	
1493 1494 1495 1496 1497	08CB 08CD 08DO 08D2 08D4	A9 01 85 0D AD 10 85 0E 85 12 AD 1E	11		LIM STA STA LIM	#1 MINK LSTBLK TLINK OLDBLK LSTBLK+1	;LINKS TOCETHER ALL BLOCKS OF UNIT BLOCK SIZE 'STRTING WITH 'BUFFER => 'LSTBLK' ;LINK FIRST BLOCK ;SET UP BLOCK COUNT
1501 1502 1503	OBDA OBDB OBDB OBDE	85 0F 85 13 A0 01 A9 00 91 12			STA LUY LUX		;SET NULL POINTER
1505 1506 1507 1508 1509 1510 1511 1512	OBET OBEZ OBEA OBEZ OBED OBEB OBED OBEC OBEZ	18 A5 12 ED 30 85 12 A5 13 E9 00 85 13 20 08 A5 13	11 0A		CLC LIM SBC STA LIM SBC STA JSR	OLDBLK UBKS IZ OLDBLK OLDBLK+1	; MODIFY POINTERS ; LINK NEXT BLOCK ; CHECK IF LAST BLOCK
1515 1516 1517	OBF4 OBF7 OBF9 OBFB OBSD OCOO OCO2 OCO4	CD 20 §0 02 80 §6 A5 12 CD 1F §0 02 80 DD 60	11		CMP BES LEA CMP BEQ BCS	BUFFER+1 LNKAL2 LNKAL1	; BRANCH > OR = ; BRANCH > OR =

LINE	# LOC	C	ODE	LINE			
1523	0005			· Arkakain	***	ARIABLES	****
	0005			,	*=\$10 0 0		
1526	1000	49 4	ıF.	MSG1	.RVT 11	NITIALIZE	- T
1527	100E				BYT	DUMP -	
1528	101C			MSC3	BYT E		,
				MSC3A	BYT O	HAN PERI	ons"
1530	1030				.BYT	METHOD): *
1531	103C	50-4	ıf'	MSC4	BYT PO	ORT PERI	ODS:
1532	!(V _i B	56.4	5	MSG5	.RYT VI	erify – v	CHA"
1533	$i(\mu)(:$	48.4	• 7		BYT 'NO	GE - C	OK - K ;
1534	106F	57.4	1	MSC6	BYT W	AIT - BUBE	LE INIT;
1535	1082	43 4	J.	MSC7	BYT CO	OMPLETED 1	•
1536	108C				BYU -	POWER DOW	n;´
	1049			MSCX	BYT AC	CTIVES;	
	LOAI		ĥ.	MSG9	.BYT ^A/	/D RANGE E	rk;
	10AF		. !	MSGII	.BYT TW	M OFPLETE	D; ´
1540	füm;		∠ 4	MSC12	BYT [SI	IOP-BUBBLE	FULL;
1541	10CD				PYT SI	IOP-TIME;	
1542	1007	43 4	.8	MSG15	BYT CI	IAN ME	THOD;
1544	10E7			ATHMP	*=*+1		
1545	1058			TIMP	k≈k+ <u>l</u>		
1547	10E9			KÖUNTT	ah⇔ku.16		
1548	1015			ERRPIR			
15-10	1017			i puce Liv			
1550	10FA	10		STOPIM	BYT 1	:	STOP SIMULATION WHEN CLOCK = STOPTM
1551	1043	00		CLOCK			MASTER CLOCK OVERFLOW
1553	10FC			CP PI II I I V	tunk , 16		DISTRACTOR OFFICE CONTRACTOR
1554	110C	03		COUNTP N80	BYT 3		PERMANENT TIMER COUNTERS
1555	1100	0.5			.n		WHEN # BLOCKS <= N80, START BUBBLE
	1110	00					RUNNING BUBBLE SUM ;MAX BUBBLE COUNT - 40
	1111	25		CIOUNT	•DIT AOC	,,425,400	WAY HODDLE COOM! - 40
1556		00					
1557	1113	00		REGSTR			SYSTEM BUBBLE REGISTERS
		00 0			.WOR \$02		BLOCK ADDRESS - IRLOCK=256 8-BIT WORDS
	1115				WOR BUT	, ,	TIME TO O DIT HOLDS
	1117	00			BYT \$00	_	NUMBER BLOCKS TRANSFERED - 1
	1118	00 0			WOR \$02		SEE ROCKWELL BUBBLE USER MANUAL FOR INFO
1562	11.TV	(X) B			.WOR BUE		The state of the s
1564	111C			DMAFLG	k=::/k+1		DMA STARTED FLAG
	HID	(0) 31			.WOR \$3F	°CO	LAST BLOCK IN BUFFER
1566	LLE	00 3			WOR \$37		BEGINNING OF BUFFER
						,	
1568	1121						BUBBLE ON/OFF TIMES
1569	! 121			PITIM			CURRENT POWER DOWN TIME
1570	1.123			PUT'IM		,	CURRENC POWER UP TIME
1571	1125			TIMDLE			FIME DIFFERENCE
1572	1127			THEFT			TOTAL POWER UP TIME
1573	1129			TPIN'IM	_		MAL POWER DOWN TOME
1574	1128		į	NPWRUN	nex+7	;!	NUMBER TIMES THRU POWER DOWN LOOP

LINE #	1.0C	1	CODE	LINE		
1575	112D			NPWRUP	*=* +2	; NUMBER TIMES THRU POWER UP LOOP
1577	112F	3E		UBKSZ1	BYT 62	;UNIT BLOCK SIZE - 2
	1130	3F		UBKSIZ	.BYr 63	;UNIT BLOCK SIZE - 1
1579	1131			SAVAA	* * * * * * * * * * * * * * * * * * *	
1580	1133			SAVEA	*=*+ <u>]</u>	
1581	1134			SAVEX		
	1135			SAVX	γ=γ+]	
1583	1136			SAVEY	*=:	
1585	1137			SCNT	*=*+	
1586	1138			TEMPA		
1587	1139			BSAVX		A CONTRACTOR OF ACC
1588	1134			C40F1.G		;40 WORD COUNTER FLAG
1589	1138	20	03	CM140	.WOR 800	. A CONTRACTOR
	UBD			C40	* * * * * * * * * *	;40 WORD COUNTER ;256 WORD COUNTER
1591	113E			8256NX	x=x+1	3200 WORD COUNTER
1000			TV)	DET STEM	.WOR \$FC6C	;DELTA TIME = -4000 (MICRO SEC.)
1593	113F	ρC	FC	לוניאמומט הדרדיים	*=*+8	PORT BLOCK POINTERS
1594	1141			CPBLK		CURRENT PORT BLOCK
1595	1149				k=k+√t	PORT BLOCK POINTERS
1596	1151			L DAVE LIV	141	, com and an
1598	1155	00		PRATE	BYT 0,0,0,0	;DIGITAL EXPECTED RATE
1598	1156					
1598	1157					
1598	1158					
1599	1159	00		PORTBE	BYT 0,0,0,0	;PORT BUFFER FILE
1599	115A	00				
1599	1158	00				
1599	HSC				0 0 0 0 0	O. O. CHANDET DATES ON TATETAL TRATTON
1600	1150		00	CRATE	DRA 0,0,0,0,0	,0,0,0 ;CHANNEL RATES ON INITIALIZATION
1600	115F		00			
1600			00			
1600	1163		00			
1600			00			
1600	1167) 00) 00			
1600 1600	- 1469 - 1468) 00			•
1601	116D		00	METHO	DRY 0.0.0.0.0	,0,0,0 ;CHAN SAMPLING METHOD
1601	1168		00	I KILITO	- ,	, , , ,
1601	11/1		00			
1601	1173		00			
1601	1175	_	00			
1601			00			
1601			00			
1601			00 0			
1602	1.170)		STURG	E *=*+16	
1603	1.180)			. END	

ERRORS = 0000 <0000>

SYMBOL TABLE

SYMBOL	VALUE	•					
ACIA	C000	ACTIV	0500	ACT 1V1	0534	ACTIV2	0540
ACTIV3	0580	ACT IV4	0504	ACT IV5	0517	ACTIVE	0521
ACT (V7	052E	ACTIV8	05CC	ACTIV9	0589	ACTIVA	0595
ACLIAB	05C3	ACURCY	00FE	ADBUSY	8000	ADIFFI	0905
ATEMP	10E7	AUXCTI.	AFFB	B256NX	113E	в80	OAC2
BBUSY	000c	BFADD	11 l A	BFADD2	1115	BKADD	1118
RKADD2	1113	RLANK	DOAF	BLKALI	0AD0	BLKAL2	0AC9
BLKAL3	OABB	BLKALC	0484	BPWRDN	0751	BPWRUP	079D
BSAVX	1139	BUBBLE	0VŁ 0	BUBLEO	0643	BUBLEL	OAF3
BUBLE2	0823	BUBLE3	0836	BUBLE4	0358	BURLES	ONA1
BUBLE6	0831	BUBLE7	0B12	BUBLE8	OBAC:	BUBNDX	0009
BUFFER	HIF	BUFI	BC00	RUFO	BCOO	C40	113D
C40FLG	113A	CBFADD	005A	CBKPTR	0036	CCHBLK	007A
CHANLS	0014	CHNI	0231	CHNPRM	0224	CLOCK	10FB
CNT40	i13B	CNTNUS	097E	COUNTR	10FC	COUNTT	004A
COUNTV	0024	CBBLK	1149	CRA	B801	CRATE	115D
CRLF	0603	CRLOW	D0F1	CURBFA	000a	DCM	089C
DCM!	0896	DCM2	089A	DCM3	0885	DCM4	0802
DDRA	AFF3	DDRB	AFF2	DELTIM	113F	DIFF	099E
DIFFI	09AE	DIGIRQ	0448	DMAILG	111c	DUMP	05CD
EOC1 ERI	0406	EOC2	04E3	EOC3	04F7	EOC (RQ	04C2
FTOTAL	0991	ER2	0995	ERRMSG	0983	ERRPTR	10F9
TER	1110	GETVAL	05FC	GHEX2	06 LF	HEX	D306
TTIMR2	AFFE	1FR	AFFD	IMSG	0899	INIT	0500
KEEP6	043C 0875	IT IRQ	042F	TTTRQ1	043A	KEEP	0818
KOUNTT	10E9	KEEP7	088F	KEEP9	0976	KEPNDX	0046
LNKAL2	OBFB	LEFT	b350	LINK	BdA0	LNKALI	OBEL
LOOP	064F	LNKAL3 LSTBL K	0C04	LNKALL	0809	FOG	0006
MAIN	03A1	MA INT	1110	LSTTIM	00AV	LSTVAL	009A
MA LN4	03E0	MAINS	03B7 03E2	MA IN2	03BA	ENI AM	03C0
NATN8	041C	MAIN9	0352	MAIN6	0381	MATN7	0404
MISSN	0315	M!SSN1	031D	MULEE MISSN2	0049	METHOD	116D
MESSN4	0399	MISSN5	0332	MOK 1	036A	MISSN3	0360
MOK3	02CC	MOK4	02FA	MOKS	0284	MOK 2	0298
MOR 7	0308	MONTTR	C9F0	MSG1	0254 1000	MOK6	02BB
MSG12	10BC	MSG14	10CD	MSG15	1007	MSG11	10AF
MSG3A	1022	MSG4	103C	MSG5	1048	MSG3 MSG6	101C
MSG7	1082	MSG8	1099	MSGO	10A1	MSGADR	106F C606
MSGOT I	05F0	MSGOUT	OSEĎ	MVC	084C	MVC!	0846
MVC2	084A	MVC3	0867	N80	110c	NBLKS	1117
NCHNLS	0006	NEWBLK	0010	NI.INK	0000	NPORTS	0007
v.bak OV	f 12B	NPWRITP	1129	NUMA	D2CE	OLDBLK	0012
ottit ex	063F	outhfile	D2C1	PA	8800	PAIN	B7AF
PAORE	B7AB	PB	0802	PBFADD	1141	PBIN	87C6
PR10	87C8	PBKPTR	1151	PROUT	B7C2	PCR	AFFC
PALIM	1121	POINTR	0034	PORTA	AFFI	PORTB	AFFO
PORTBE	1159	PORTS	OOFA	PRATE	1155	PRTJ	0269
PRTPRM	025C	PUTIM	1423	RCHEK	DIBC	RDBHDR	0671
RUPIMI	0806	ROTIME	O/EB	READ	DHX:	REDOUT	D2B0
REGSTR	1113	RESET	0200	RKEP	D:39	RUNIT	0680
RUNITI	0688	RUN1T2	0607	SAVAA	1131	SAVE	0906
SAVEL	09F1	SAVE2	09F7	SAVE3	0906	SAVE4	0Λ13
SAVE5	0A37	SAVE6	0 A 45	SAVEA	1133	SAVEX	1134
SAVEY	1136	SAVX	1135	SCNT	1137	SDIFF	0048
SEND	B/DC	SET2	021A	SET3	0221	SETUP	020B

SYMBOL TABLE

SYMBOL	VALUE						
SHFTRG	AFEA	SLFTST	05EC	SP1	0614	SPACES	0611
STOPTM	10FA	STORCE	117D	T1CNTR	AFEA	TIHC	AFF5
TIHL	AFF7	TILC	AFF4	TILCHW	AFEB	\mathtt{TlLL}	AFF6
T2CNTR	AFEC	T2HC	AFF9	T2LCHW	AFAD	T2LL	AFF8
T3CNTR	AFEE	T3LCHW	AFEF	TCNT	048F	TCNT1	0493
TCNT2	0490	TCN13	04AD	TCNT4	$04\Lambda6$	TCNT5	0496
TCTL13	AFE8	TCTL2	AFE9	TEMP	10E8	TEMPA	1138
THSTIM	00DA	THSVAL	00CA	TIMDLE	1125	TIMEL	()480
TIMERS	0672	TLINK	000E	TOHEX	060D	TOTAL	1100
TPUTIM	1129	TPUTIM	1127	UBKSIZ	1130	UBKSZ1	112F
VCM	08F6	VCM1	08F0	VCM2	08F4	VCM3	090b
VCM4	093A	VCM5	0906	VCM6	094E	VCM7	0961
VCM8	0926	VOIFF	0047	VIAL	0474	VIA2	0476
V1A3	047D	VIA4	0472	VIAIRQ	0448	WA LTB	B73D
WRBHDR	0670	WRHDR	0A63	WRHDR I	0A7D		
END OF	ASSEMBLY	,					

Appendix B

DATA ACQUISITION BOARD DESCRIPTION


The objective of this appendix is to describe the Data Acquisition Hardware Board and its interface to the Rockwell System-65 minicomputer. The five functional areas, in the order discussed, are:

- a. Signal/Buffering
- b. Address Decode Circuitry
- c. Analog-to-Digital Data Acquisition
- d. Interval Timer
- e. Digital Data Acquisition

Refer to the wiring diagram (Figure 15) for the following discussions.

Signal/Buffering

Signals from the System-65 are brought on the board via the 86-pin edge connector, labeled as Pl in Figure I7 (Ref 12: Chap 4, 4). Address lines A0 through A15, in addition to read/write (R/W) and Phase 2 (Ø2), are buffered through three 8T97 noninverting, single-direction, hex bus drivers (K1, K2 and K3 in Figure 17). The eight bi-directional data lines, D0 through D7, are buffered through two 8226 bi-directional, quad, inverting (for System-65 compatibility), tri-state bus drivers (K4 and K5 in Figure 17). The tri-state control for the data buffers is taken directly from the buffered R/W line, while chipselect comes from the address decoder.



k :

Other signals available from the Pl edge connector are shown in Figure 17. However, only interrupt request (IRQ) and Reset are used at this time. Both IRQ and Reset are active low, nonbuffered, open-collector signals. All IRQ signals on the board are "or" wired, while all Reset signals on the board are "and" wired.

Address Decode Circuitry

The eight most significant bits (A8 through A15) of the buffered address lines, through appropriate inverters, are logically NANDED (7430 eight-input "NAND" gate) together to produce the AFXX signal (see socket J1 in Figure 17). This signal enables the 3-to-8 line decoder (74138) of socket H1. Address line A7 (used as chip enable for H1) and address lines A4 through A6 (used as data inputs to H1), define the outputs of H1 to be AF8X through AFFX. Individual devices use these signals, in addition to the remaining buffered address lines (A0 through A3), to define their unique addresses. The addresses are as follows:

AFFO through AFFF VIA
AFE8 through AFEF INTERVAL TIMER
AFDC through AFDF PIA

Analog-to-Digital Data Acquisition

This function is obviously the heart of the Data Acquisition Hardware Board. The two LSI, 40-pin chips chosen to implement this function are the ADCO817 analog data acquisition chip and the R6522 Versatile Interface Adaptor (VIA) chip.

The ADC0817 consists of a channel select latch that, through an analog multiplexer, selects one of 16 single-ended analog signals. The selected signal is then passed through a successive approximation analog-to-digital (A/D) converter whose eight-bit output represents a ratio of the full-scale voltage. The chip provides the capability to do signal processing between the multiplexer and the A/D converter input. This allows the addition of a sample-and-hold circuit if necessary.

The R6522 VIA, using peripheral ports A and B, provides the interface between the System-65 and the ADC0817. Each port has two peripheral control lines (CA1, CA2 and CB1, CB2) to do the required handshaking with the ADC0817. The lower four bits of port B are connected to the ADC0817 channel select latch. Port B's lower four bits are programmed as outputs. Control line CB2 is programmed to output a negative-going pulse when port B is written. The pulse on CB2 causes two actions: first, the negative-going edge causes the data on the lower four bits of port B to be latched into the channel select latch and second, the positive-going edge signals the A/D converter to begin conversion of the selected channel.

Port A's data lines are programmed as inputs and are tied directly to the A/D converter outputs. The end-of-conversion (EOC) signal from the A/D converter is wired to port A's control line CAl. EOC causes the data supplied by

the A/D converter to be latched into part A and, if enabled, an IRQ signal to be sent back to the System-65.

The two independent 16-bit timers on the R6522 VIA are wired such that the output of timer 1 is the input to timer 2. This allowed a hardware realization of the Mission Run Clock.

Interval Timer

The M6840 interval timer was used as a simulation tool for timing certain events. It contains three independent 16-bit counters, each capable of being programmed in one of four modes: continuous, single shot, pulse width compare, and frequency compare. Each timer can select as an input either the system Ø2 clock or an externally supplied clock/gate combination. Each timer has an individual output which can act as a programmable pulse timer signal or an individual IRQ signal. The chip also has a combined IRQ signal.

Digital Data Acquisition

Peripheral Interface Adaptor (PIA). The PIA is capable of interfacing to two peripherals through two eight-bit parallel ports, each with two control lines for handshaking. The PIA interfaces to the System-65 through the eight-bit data bus, three chip-select lines, two register select lines, two IRQ lines, the R/W line, the enable line, and the reset line. The data bus is tri-stated until the chip-select lines are enabled; the direction of data flow is determined

by R/W. The chip-select lines are enabled by the AFDX signal of the address decode and the buffered A3 and A2 lines. This places the VIA address between AFDC and AFDF. Buffered address lines A0 and A1 are wired to register selects zero and one, respectively, to determine what internal register is to be addressed. The enable line is wired to the buffered Ø2 line and is used to clock data into and out of the PIA. The reset line is "and" wired to the System-65. It is used as a power-on reset and as a master reset during system operation.

Each port can be programmed to act as an input or output. This will allow the ports to interface to digital input parameters during a mission run and interface to a magnetic tape or other mass-storage device to dump the collected data after a mission run.

VITA

Kenneth Lee Moore was born on 5 January 1950, in Yale, Oklahoma. He graduated from high school in Choctaw, Oklahoma in 1968. He attended Oklahoma State University, Stillwater, Oklahoma, and received a Bachelor of Science degree in Electrical Engineering. In May 1973, he entered the Air Force and served as Project Engineer, Electronic Warfare Division, Avionics Laboratory, Wright-Patterson AFB, OH, until 1977, when he became Chief, Hardware Evaluation Branch; 485L, TACC AUTO, Electronic Systems Division, Bergstrom AFB, TX. In July 1979, he entered the School of Engineering, Air Force Institute of Technology, Wright-Patterson AFB, OH. He is a member of Eta Kappa Nu.

Permanent address: Rt. 2, Box 31
Choctaw, Oklahoma
73020

UNCLASSIFIED

SEC	URITY CL	ASSIFTE ATTION OF	THIS PAGE	(When Data Enfered)

	READ INSTRUCTIONS BEFORE COMPLETING FORM
. 11	N NO. 3 RECIPIENT'S CATALOG NUMBER
AFIT/GE/EE/80-6 // D-AZ	5 TYPE OF REPORT & PERIOD COVERE
AIRCREW INFLIGHT PHYSIOLOGICAL DATA	MS Thesis
ACQUISITION SYSTEM	6 PERFORMING DAG REPORT NUMBER
AUTHORISE	8. CONTRACT OR GRANT NUMBER(s)
Kenneth L. Moore Capt USAF	
FERRE HIMON FOR SAME A TOON NAME AND ADDRESS	10. PROGRAM ELEMENT PROJECT TASS
Air Force Institute of Technology (AFIT- Wright-Patterson AFB, Ohio 45433	-EN)
ONTHOLEMA OF LET NAME AND ADDRESS	12 HEPORT DATE
School of Aerospace Medicine Brooks AFB, Texas	June 1980 13 NUMBER OF FAJES 123
4. MONET ORING ASCALL NAME & ADDRESS it different from Controlling Off	
	Unclassified 15a Dictarrace Atton DOWNGHADING SCHEDULE
Approved for public release; distribution	on unlimited.
DISTRIBUTION STATEMENT (of the abstract entered in Block 20, 11 differe	ent from Report)
DISTRIBUTION STATEMENT (of the abstract entered in Block 20, 11 differe	ent from Report)
S SUPPLEMENTARY NOTES	
Approved for public release; IAW AFR 190 FREDRIC C. LYNCH, Major, USAF Director of Public Affairs	0-17 16 JUN 1981
Approved for public release; IAW AFR 190 FREDRIC C. LYNCH, (Major, USAF Director of Public Affairs Aircrew Physiology Monitor Digital I Magnetic Bubble Memory Microprocessor	0-17 16 JUN 1981
FREDRIC C. LYNCH, (Major, USAF) Director of Public Affairs A PROS COmmon on reverse sub- it necessary and identify by block in Aircrew Physiology Monitor Magnetic Bubble Memory	0-17 16 JUN 1981

Rockwell System-65 minicomputer augmented with two-megabits of mag-

netic bubble memory. Two types of data storage methods are

DD + NOV 65 IS OBSOLUTE

UNCLASSIFIED

SECURITY CLASSIFICATION OF THIS PAGE(When Date Entered)

Block 20 - Cont'd

examined - continuous (or pulse code modulation), and three variations of delta pulse code modulation for reduction of data storage.

Nonuniform sampling rates (or sampling jitter) caused by simultaneous sampling requests were investigated, and ways to reduce or eliminate the occurrence of jitter are also presented.